Solid State Watch: December 12-19, 2014 Book-to-bill above parity in November; imec demonstrates graphene EAM on IEDM 2014; Amkor licenses copper pillar wafer bump tech t...

Solid State Watch: December 5-11, 2014 Murata completes acquisition of Peregrine; North Carolina State University researches stacking semiconductor materials; SIA announces new president and CEO; Entegri...

The eSilicon IP MarketPlace: Easy and Quick Integration of IP in Your Design Gabe Moretti, Senior Editor The eSilicon IP MarketPlace product is simply what every IP vendor would like to have.  I a...

Solid State Watch: November 25-December 4, 2014 Cypress and Spansion announce merger; SEMATECH announces promising EUV research; Global semiconductor sales reach $29.7B in October; Soitec and CEA-Let...

CHIPESTIMATE TV

Blogs

Gabe's EDA

The eSilicon IP MarketPlace: Easy and Quick Integration of IP in Your Design
blogger

Gabe Moretti, Senior Editor The eSilicon IP MarketPlace product is simply what every IP vendor would like to have. I am...

JB's Circuit

Is Hardware Really That Much Different From Software
blogger

When can hardware be considered as software? Are software flows less complex? Why are hardware tools less up-to-date? Experts...

The Canonical Hamiltonian

Citizen Science and The Search for Sputnik IV: Part 1
blogger

The holiday season is once again upon us, and, as usual this time of year, my thoughts are running to stories of science...

Chipnastics

EDA Community Honors Lucio Lanza with Phil Kaufman Award
blogger

Over the many years I have spent as an editor, there are a few people that stand out for their creativity and impact on the...

NEWS, ANALYSIS & FEATURES

Featured Solutions.

VTRAN Vector Translation Tool

[company] ... more

Chip Design on Facebook

Chip Design on Twitter

Datasheet Directory

    EDA Tools

    Verification Functional

  • by AMIQ EDA

    Design and Verification Tools (DVT) is an integrated development environment (IDE) for the e language, SystemVerilog, Verilog, and VHDL. It helps design and verification eng

  • by AMIQ EDA

    Thorough audit of your test benches Verissimo SystemVerilog Testbench Linter is a static code analysis tool that allows engineers to perform a thorough audit of their test

  • Methods / EDA Tools

    Design-for-Test (DFT)

  • by Source III, Inc.

    With nearly 25 years of field-proven success, VTRAN™ offers the most cost-effective, full-feature solution to creating EDA and ATE test programs from simulation and ATPG ve

  • Verification

  • by Agnisys

    IDesignSpec™is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically

  • by Agnisys

    IDesignSpec™ is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automaticall

  • by Real Intent

    Meridian CDC is the fastest, highest capacity and most precise clock domain crossing (CDC) solution in the market. It performs comprehensive structural and functional analysi

  • by Sutherland HDL, Inc

    Founded in 1992, Sutherland HDL has trained thousands of engineers throughout the world on Verilog, SystemVerilog, SVA and UVM. WORKSHOP HIGHLIGHTS Verilog and System

  • Semiconductor Technologies

    IP - Core

  • by Calypto Design Systems

    Accelerate Time to Rtl, Reduce Verification Effort
    The Catapult® high-level synthesis tool empowers designers to use industry standard ANSI C++ and SystemC to describe functional intent, and move up to a more productive abstraction level.

  • by Calypto Design Systems

    With the explosion of consumer electronics, designing for low-power has become an important design constraint and a key differentiating factor. The RTL design phase provides the ideal opportunity to dramatically reduce power, since several micro-architectural transformations can be done at this stage, both via automated tools as well as manually by the RTL designers.

  • by Calypto Design Systems

    The emergence of consumer electronics is causing a fundamental shift in Register Transfer Level (RTL) design methodologies. The race for time to market has resulted in the adoption and growth of higher level design creation methodologies. In particular, High Level Synthesis (HLS) directly from software models to hardware has become very popular.

  • by Mixel, Inc.

    Organizations: GSA, MIPI Alliance The MXL-M-PHY-MIPI is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI® Alliance Specification for M-PHY

  • by SmartDV Technologies India Private Limited

    Organizations: EDAC, GSA, EIC, OCP-IP, Si2, SPIRIT SmartDV offers wide range of Verification IP’s, Memory models and Design IP’s. Verification models include complete

  • by True Circuits Inc.

    Organizations: GSA The TCI DDR 4/3 PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin indiv

  • by True Circuits Inc.

    Organizations: GSA True Circuits’ complete family of standardized, silicon-proven, low-jitter PLL and DLL hard macros spans nearly all performance points and features typi



IP Search

ChipEstimate
Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers
Advanced Search

Affiliate Sponsors

Tech Videos

MAGAZINE

  • Download the latest issue of the Chip Design Magazine
    and subscribe to receive future issues and the email newsletter.

Chip Design Research

Are you up-to-date on important SoC and IP design trends, analysis and market forecasts?

Chip Design now offers customized market research services.

For more information contact Karen Popp at +1 415-305-5557

Calendar Of Events

©2014 Extension Media. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS