Formal, Logic Simulation, hardware emulation/acceleration. Benefits and Limitations A brief report on benefits and limitation of formal, logic simulation and hardware emulation/acceleration techniques for design verification

Analog Devices to Acquire Linear Technology for $14.8 Billion Highly complementary product portfolios create the industry’s most comprehensive suite of ...

Day 2 at The ConFab 2016: Success in semiconductor growth and fab management During the Tuesday morning sessions, ConFab attendees heard from speakers from Mentor Graphics, Intel, Infineon Technologies, Quantum Clean, and Edwards. ...

Reverse Acquisition Gabe Moretti, Senior Editor It has been now one week since SoftBank of Japan has announced its intention to acquire ARM for a little over $32 billion in cash, an eye popping 43% premium from th...

VIEW THE WEBINAR VIDEO

Try IP before you buy: Real-time PPA analysis from eSilicon Get immediate answers to your power, performance or area (PPA) questions on eSilicon® memory compilers and I/Os using the IP MarketPlace™ environment (no cost or obligation). Demo video is now available. Recorded January 21, 2015.

Sponsored By:

Blogs

IC Design

Leveraging Reliability-Focused Foundry Rule Decks
blogger

By Matthew Hogan, Product Marketing Manager, Calibre Design Solutions, Mentor Graphics Not that long ago, all designers...

Gabe's EDA

Reverse Acquisition
blogger

Gabe Moretti, Senior Editor It has been now one week since SoftBank of Japan has announced its intention to acquire ARM...

Chipnastics

Transitioning the Internet of Things to the Internet of Everything
blogger

By Dave Bursky, Semiconductor Technology Editor, Chip Design Voice biometrics to ubiquitous connectivity, this year's...

JB's Circuit

One EDA Company Embraces IP in an Extreme Way
blogger

Silvaco's acquisition of IPextreme points to the increasing importance of IP in EDA. By John Blyler, Editorial...

The Internet of Things

A VLIW Processor Bids to Dominate the Augmented Reality/Virtual Reality Market
blogger

By: Jonah McLeod If history is any guide to the future, each major next generation consumer device—PC, Smart Phone, and...

The Canonical Hamiltonian

Part II: The Ecstasy and the Agony of UVM Abstraction and Encapsulation Featuring the AMIQ APB VIP
blogger

Part II of our tour through UVM reusability through TLM ports and the factory in the AMIQ APB VIP. by Hamilton Carter...





NEWS, ANALYSIS & FEATURES

Featured Solutions

Mixel’s MIPI C-PHY/D-PHY Combo

Mixel’s MIPI C-PHY/D-PHY Combo is a high-frequency low-power, low-cost, source-synchronous, physical layer. The PHY can be configured as a MIPI Master or MIPI Slave supporting ... more

Chip Design on Facebook

Chip Design on Twitter

Datasheet Directory

    EDA Tools

    Verification Functional

  • by AMIQ EDA

    Design and Verification Tools (DVT) is an integrated development environment (IDE) for the e language, SystemVerilog, Verilog, and VHDL. It helps design and verification engineers...

  • by AMIQ EDA

    Thorough audit of your test benches Verissimo SystemVerilog Testbench Linter is a static code analysis tool that allows engineers to perform a thorough audit of their testbenches....

  • Methods / EDA Tools

  • by ClioSoft Inc.

    ClioSoft ClioSoft’s SOS Design Collaboration Platform is built to handle the complex requirements of system-on-chip design flows. The SOS platform provides a sophisticated multi-site...

  • Design-for-Test (DFT)

  • by Source III, Inc.

    Source III provides the industry’s most comprehensive and cost-effective vector translation product (VTRAN®) which links simulation/ATPG vector data to ATE, a powerful vector...

  • by Source III, Inc.

    With nearly 25 years of field-proven success, VTRAN™ offers the most cost-effective, full-feature solution to creating EDA and ATE test programs from simulation and ATPG vectors....

  • Verification

  • by Agnisys

    IDesignSpec™is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically...

  • by Agnisys

    IDesignSpec™ is an award winning Electronic Design Automation tool that allows an IP, SoC, or System Designer to create the register map specification once and automatically...

  • by Excellicon

    Organizations: EDAC, GSA, Si2 Constraints-Manager (ConMan), Constraints-Certifier (ConCert), Exceptions Toolbox and Clock Domain Crossing Review (ConDor) End to End timing...

  • by Real Intent

    Meridian CDC is the fastest, highest capacity and most precise clock domain crossing (CDC) solution in the market. It performs comprehensive structural and functional analysis...

  • by Sutherland HDL, Inc

    Founded in 1992, Sutherland HDL has trained thousands of engineers throughout the world on Verilog, SystemVerilog, SVA and UVM. WORKSHOP HIGHLIGHTS Verilog and SystemVerilog...

  • Semiconductor Technologies

    IP - Core

  • by Calypto Design Systems

    Accelerate Time to Rtl, Reduce Verification Effort
    The Catapult® high-level synthesis tool empowers designers to use industry standard ANSI C++ and SystemC to describe functional intent, and move up to a more productive abstraction level.

  • by Calypto Design Systems

    With the explosion of consumer electronics, designing for low-power has become an important design constraint and a key differentiating factor. The RTL design phase provides the ideal opportunity to dramatically reduce power, since several micro-architectural transformations can be done at this stage, both via automated tools as well as manually by the RTL designers.

  • by Calypto Design Systems

    The emergence of consumer electronics is causing a fundamental shift in Register Transfer Level (RTL) design methodologies. The race for time to market has resulted in the adoption and growth of higher level design creation methodologies. In particular, High Level Synthesis (HLS) directly from software models to hardware has become very popular.

  • by Mixel, Inc.

    Organizations: GSA, MIPI Alliance Mixel’s MIPI C-PHY/D-PHY Combo is a high-frequency low-power, low-cost, source-synchronous, physical layer. The PHY can be configured as...

  • by Mixel, Inc.

    Organizations: GSA, MIPI Alliance D-PHY RX+ is a CSI and DSI D-PHY Receiver optimized for small area and low power, while achieving full-speed production testing, in-system...

  • by Mixel, Inc.

    Organizations: GSA, MIPI Alliance The MXL-M-PHY-MIPI is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI® Alliance Specification for M-PHY®....

  • by SmartDV Technologies India Private Limited

    Organizations: EDAC, GSA, EIC, OCP-IP, Si2, SPIRIT SmartDV offers wide range of Verification IP’s, Memory models and Design IP’s. Verification models include complete...

  • by True Circuits Inc.

    Organizations: GSA The TCI DDR 4/3 PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin individually,...

  • by True Circuits Inc.

    Organizations: GSA True Circuits’ complete family of standardized, silicon-proven, low-jitter PLL and DLL hard macros spans nearly all performance points and features typically...



IP Search

ChipEstimate
Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers
Advanced Search

Affiliate Sponsors

Tech Videos

MAGAZINE

  • Download the latest issue of the Chip Design Magazine
    and subscribe to receive future issues and the email newsletter.

Chip Design Research

Are you up-to-date on important SoC and IP design trends, analysis and market forecasts?

Chip Design now offers customized market research services.

For more information contact Jenna Johnson at 612.598.3446

Calendar Of Events

©2016 Extension Media. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS