Jonathan Smith interview with Sean O'Kane ChipE...
Jim Hogan interview with S...
Venkata Simhadri interview...
Vic Kulkarni interview wit...
global_foundries

Blogs

Taken For Granted

Whither Design in Europe?
blogger

Last week I was able to attend DATE 2012 in Dresden, Germany. I was in conversation with a colleague who asked me what I...

Tuning into Jim

Mobile Devices Facing the Battery Gap
blogger

The semiconductor industry is often described in terms of ‘gaps’ between two or more parametrics. With the rapidly...

Pallab's Place

Intel 22nm production for 13 processors
blogger

On April 23, 2012 Intel introduced their new Ivy Bridge Core processors for the desktop, All In One (AIO) and traditional...

Collaborative Advantage

Si2 Roundup @ DAC: Standards in Action
blogger

If you are attending DAC this year, or still thinking about it, then read on -- you will not want to miss out on all the...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

• Buyers Guide

 CHIP DESIGN BUYERS GUIDE 2008


Welcome to the 2008 Chip Design Buyers' Guide!

A comprehensive directory of vendors providing IP, EDA tools, hardware, software, services and more!


Browse by Category:

CAD-CAM
  — Design-for-Manufacturing (DFM)
  — Design-for-Test (DFT)
  — Design-for-Yield (DFY)
  — Extraction - Parasitics
  — Floorplaning
  — Layout
  — RET
DESIGN TOOLS
  — Algorithm-level
  — Analog Mixed Signal (AMS)
  — Co-Design
  — Data Management
  — Electronic-System Level (ESL)
  — Hardware Design Language (HDL)
  — Modeling
  — Power Analysis
  — Power Design
  — Prototyping
  — Register Transfer Level (RTL)
  — RF-Wireless
  — Schematic
  — Simulation
  — Synthesis
  — Virtual Prototyping
INTELLECTUAL PROPERTY
  — Cores
  — Hard IP
  — IDMs
  — Interface IP
  — IP Integration
  — Libraries
  — Memory IP
  — Silicon IP
  — Soft IP
  — Software IP
  — Verification IP
INTEROPERABILITY TOOLS
  — Data Interoperability
  — Distributed Development
  — Standards
PCB
  — Design
  — Layout
  — Modeling
  — Simulation
  — Test
  — Verification
PROGRAMABLE HARDWARE
  — FPGA - ASIC Prototyping
  — FPGA - Design tools
  — FPGA - Verification tools
  — FPGA Boards
  — Programmable Fabrics
  — Structured ASICs
SEMICONDUCTOR
  — ASIC-ASSP
  — Fabless
  — Foundry
  — FPGA
  — IDMs
  — Memory
  — Power Verification
  — RFIC
  — SOC
  — Structured ASIC
  — Structured ASICs
SOFTWARE
  — Application
  — Drivers
  — Protocol
TESTERS - HARDWARE
  — Automated Test Equipment (ATE)
  — Emulators
THIRD PARTY CONSULTANTS
VERIFICATION-CHIP
  — Acceleration
  — Co-Verification
  — Debugging
  — Emulation
  — Formal Techniques
  — Hardware Verification Language (HVL)
  — Power Verification
  — Prototyping
  — Simulation
  — Testbench
EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us