Chip Design
IN FOCUS

Josh Lee sees maturity in the services niche

Click on Chip Design IN FOCUS now to Stay Informed
ChipDesign Mag

Blogs

The Canonical Hamiltonian

Satellite Crowdfunding, Then and Now
blogger

Did you know that the first satellite sent up by the United States was originally planned to be crowdfunded? Did you also...

Koby's Kaos

Open the Beverage Pod doors, Haley
blogger

My smart home just doesn't understand me. I had barely stumbled downstairs and poured a cup of scalding coffee from Stanley...

The Internet of Things

Bluetooth Low Energy a Market Catalyst with a Major Security Flaw
blogger

By: Jonah McLeod, Dir. of Corp. Mkt. Comm. at Kilopass Technology Inc. The surge in interest of the wearable device has...

Chipnastics

Server system-on-chips pack up to 48 64-bit ARM cores
blogger

Targeting secure cloud servers, storage servers, compute servers, and data-plane applications, the ThunderX series of...

JB's Circuit

Our Day at DAC – Day 2 (Tuesday)
blogger

Here are the brief observations on noteworthy presentations, cool demonstrations and hall-way chats from the Chip Design...

Pallab's Place

EUV and eBeam at SPIE ADV Litho 2013
blogger

While the main manufacturing flows are still focusing on optical lithography, eBeam and EUV are still making progress on...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Buyers Guide

 CHIP DESIGN BUYERS GUIDE 2008


{ Design Tools }
REGISTER TRANSFER LEVEL (RTL)
Actel Corporation
www.actel.com
Advanced RFIC (S) Pte Ltd
www.arfic.com
Altium - Making Electronics Design Better
www.altium.com
ASICS World Services, LTD.
www.asics.ws
Atrenta, Inc.
www.atrenta.com
austriamicrosystems AG
www.austriamicrosystems.com
Averant, Inc.
www.averant.com
Cadence Design Systems
www.cadence.com

Calypto Design System
2933 Bunker Hill Lane, Suite
202Santa Clara, CA 95054
(408) 850-2300 Telephone
(408)-850 2321 Fax
info@calypto.com
www.calypto.com

SLEC verifies that RTL implementations are functionally equivalent to systemlevel models. SLEC replaces time consuming simulation regressions by using system-level models written in C/ C++ or SystemC to verify RTL designs.

DeFacTo Technologies
www.defactotech.com
JEDA Technologies
www.jedatechnologies.com
Lattice Semiconductor
www.latticesemi.com
Magma Design Automation
www.magma-da.com
Matricus Inc.
www.matricsgroup.com
Mentor Graphics
www.mentor.com
Posedge Software Inc.
www.posedgesoft.com
Summit Design
www.summit-design.com
Synopsys, Inc.
www.synopsys.com
Synplicity, Inc
www.synplicity.com
Verific Design Automation
www.verific.com
EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us