Chip Design
IN FOCUS

Josh Lee sees maturity in the services niche

Click on Chip Design IN FOCUS now to Stay Informed
ChipDesign Mag

Blogs

JB's Circuit

Xpedition Awaits for PCB Designers
blogger

Mentor Graphics announces improvements to and the re-branding of its well-known Expedition line of printed circuit board...

The Internet of Things

Convergence and Security will Drive Internet-of-Things Proliferation
blogger

By: Jonah McLeod, Dir. of Corp. Mkt. Comm. at Kilopass Technology Inc. Tony Massimini has been digging into the Internet...

The Canonical Hamiltonian

vManager Reborn
blogger

Metric driven design verification has finally come into its own. As I reported last year at DAC, almost all branches of...

Chipnastics

From 3-D transistors to 2.5D or 3D systems
blogger

From the ultra-small 3D transistors described in papers at this month's International Electron Devices Meeting (IEDM) in...

Koby's Kaos

Ultimate Users
blogger

Everybody has a customer. She or he is the person who relies on your products or services. (Of course that makes you...

Pallab's Place

EUV and eBeam at SPIE ADV Litho 2013
blogger

While the main manufacturing flows are still focusing on optical lithography, eBeam and EUV are still making progress on...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Buyers Guide

 CHIP DESIGN BUYERS GUIDE 2008


{ Design Tools }
REGISTER TRANSFER LEVEL (RTL)
Actel Corporation
www.actel.com
Advanced RFIC (S) Pte Ltd
www.arfic.com
Altium - Making Electronics Design Better
www.altium.com
ASICS World Services, LTD.
www.asics.ws
Atrenta, Inc.
www.atrenta.com
austriamicrosystems AG
www.austriamicrosystems.com
Averant, Inc.
www.averant.com
Cadence Design Systems
www.cadence.com

Calypto Design System
2933 Bunker Hill Lane, Suite
202Santa Clara, CA 95054
(408) 850-2300 Telephone
(408)-850 2321 Fax
info@calypto.com
www.calypto.com

SLEC verifies that RTL implementations are functionally equivalent to systemlevel models. SLEC replaces time consuming simulation regressions by using system-level models written in C/ C++ or SystemC to verify RTL designs.

DeFacTo Technologies
www.defactotech.com
JEDA Technologies
www.jedatechnologies.com
Lattice Semiconductor
www.latticesemi.com
Magma Design Automation
www.magma-da.com
Matricus Inc.
www.matricsgroup.com
Mentor Graphics
www.mentor.com
Posedge Software Inc.
www.posedgesoft.com
Summit Design
www.summit-design.com
Synopsys, Inc.
www.synopsys.com
Synplicity, Inc
www.synplicity.com
Verific Design Automation
www.verific.com
EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us