Chip Design
IN FOCUS

Josh Lee sees maturity in the services niche

Click on Chip Design IN FOCUS now to Stay Informed
ChipDesign Mag

Blogs

JB's Circuit

Is Hardware Really That Much Different From Software
blogger

When can hardware be considered as software? Are software flows less complex? Why are hardware tools less up-to-date? Experts...

The Canonical Hamiltonian

Citizen Science and The Search for Sputnik IV: Part 1
blogger

The holiday season is once again upon us, and, as usual this time of year, my thoughts are running to stories of science...

Chipnastics

EDA Community Honors Lucio Lanza with Phil Kaufman Award
blogger

Over the many years I have spent as an editor, there are a few people that stand out for their creativity and impact on the...

The Internet of Things

What CPU Core Will Prevail as IoT Drives Microcontroller Growth?
blogger

By: Jonah McLeod, Silicon Valley Blogger The Goldman Sachs Equity Research note "The Internet of Things: Making sense of...

Koby's Kaos

All Devices Eve
blogger

In some towns they call it Halloween, a time for kiddies in costumes to rot their teeth on bags of candy. Yeah, sure, just...

Pallab's Place

EUV and eBeam at SPIE ADV Litho 2013
blogger

While the main manufacturing flows are still focusing on optical lithography, eBeam and EUV are still making progress on...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Buyers Guide

 CHIP DESIGN BUYERS GUIDE 2008


{ Design Tools }
REGISTER TRANSFER LEVEL (RTL)
Actel Corporation
www.actel.com
Advanced RFIC (S) Pte Ltd
www.arfic.com
Altium - Making Electronics Design Better
www.altium.com
ASICS World Services, LTD.
www.asics.ws
Atrenta, Inc.
www.atrenta.com
austriamicrosystems AG
www.austriamicrosystems.com
Averant, Inc.
www.averant.com
Cadence Design Systems
www.cadence.com

Calypto Design System
2933 Bunker Hill Lane, Suite
202Santa Clara, CA 95054
(408) 850-2300 Telephone
(408)-850 2321 Fax
info@calypto.com
www.calypto.com

SLEC verifies that RTL implementations are functionally equivalent to systemlevel models. SLEC replaces time consuming simulation regressions by using system-level models written in C/ C++ or SystemC to verify RTL designs.

DeFacTo Technologies
www.defactotech.com
JEDA Technologies
www.jedatechnologies.com
Lattice Semiconductor
www.latticesemi.com
Magma Design Automation
www.magma-da.com
Matricus Inc.
www.matricsgroup.com
Mentor Graphics
www.mentor.com
Posedge Software Inc.
www.posedgesoft.com
Summit Design
www.summit-design.com
Synopsys, Inc.
www.synopsys.com
Synplicity, Inc
www.synplicity.com
Verific Design Automation
www.verific.com
EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us