Blogs

JB's Circuit

Does Innovation Lie Beyond Software?
blogger

The romance between hardware and software sours, then sweetens after a "three-some". But no divorce is planned. - Review by...

Pallab's Place

Intel 22nm production for 13 processors
blogger

On April 23, 2012 Intel introduced their new Ivy Bridge Core processors for the desktop, All In One (AIO) and traditional...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Cadence Interoperability Guide

CADENCE INTEROPERABILITY GUIDE


Articles

Power Forward Initiative Publishes On-Line Guide to Low-Power Design with the Common Power Format

As the electronics industry moves toward advanced CMOS process geometries at 65nm and below, considerable power management challenges have emerged that cannot be met by a desig ...

By: Susan Runowicz-Smith, Group Director, Cadence Design Systems, Power Forward Initiative



Solutions Listings

For e and SystemVerilog Development

AMIQ

Sentinel: Power, Noise, Reliability Platform for Chip-Package-System Co-Design

Apache Design Solutions

ENOVIA Synchronicity DesignSync DFIII

Dassault Systèmes

eInfochips releases highly configurable, URM compliant HDMI UVC for verification of HDMI compliant devices

einfochips

Hummingbird®: Pushing the Limits of Cadence Applications and Exceed Users

Hummingbird

MunEDA WiCkeD™: Improve Design Performance and Yield

MunEDA

EDAConnect-SiP

Perception Software

PLDA - Premier PCIe IP Products featuring Support for Cadence Tools

PLDA

Semiconductor IP Solutions

Virage Logic Corporation

  Download the Cadence Interoperability Guide PDF


EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us