• Article
......................................................................
 |
|
|
|
|
|||||||||
|
|||||||||||||
|
|||||||||||||
|
|||||||||||||
|
|||||||||||||
New White Papers
Evolving the Coverage-driven Verification Flow
Power Consumption at 40 and 45 nm
Accurately Analyzing Power in a Simulink Software Model-Based Design Flow
Capabilities to Maximize Productivity for FPGA Debug and Verification
Synopsys White Paper: Understanding the real cost of prototyping hardware
The PSP Model in RF CMOS Design
Blogs
Taken For Granted
DATE 2010 Preview
The Design Automation and Test in Europe 2010 conference will be held in Dresden Germany from March 8 to 12. DATE...
Pallab's Place
Network ICs - packaging is a key design element
I recently had a chance to have a conversation with Judy Priest of Cisco about some of the design and packaging issues for...
Wizards of Microwave
Using EM to Design DGS Structures
A Defective Ground Structure (DGS) is an intentionally designed defect on a ground plan, which creates additional effective...
Tuning into Jim
Going, Going, Almost Gone
There has been a trend over the past several years in the electronics community. It has been driven by the dismal economy...
Poll
- Experts At The Table: The Reliability Factor
- Verifying Low-Power Designs
- Low-Power Architectures Go Mainstream
- Editor’s Note: The Prius Wake Up Call
- Absolute Power: Fun Facts for the New Year
Sponsored by:
Featured Videos/Podcasts
IP Search
Find detailed information about thousands of commerically available IP blocks from more than 230 suppliers
Resource Catalogs and Guides
- Chip Design Resource Catalog
- Chip Design Buyers' Guide
- Interoperability Guides
- IP Solutions Resource Catalog
- Valuable Resources
- Visit Dot.Org
 |
||||
|
||||
|
||||
|
||||
|
HOME | ABOUT | SUBSCRIBE | ADVERTISE | CONTACT US | PRIVACY STATEMENT All materials on this site Copyright © 2010 Extension Media LLC. All rights reserved. |