Last Friday, Gal Hasson gave me a sneak peak at the functionality announced today in Synopsys’ new Formality Ultra product. Formality Ultra is an add-on for Synopsys’ industry-leading formal verification tool, Formality. It addresses challenges engineers face in what is becoming one of the most costly aspects of silicon design projects, functional engineering change orders (ECOs). Through surveying their customers, Synopsys found that increasingly, customers identified functional ECOs as a source of project delay and unpredictability. ECOs are often caused by bugs that elude detection until late in the design process. Increasingly, however, with today’s rapid market fluctuations, they are caused by very late changes to the specified and/or required functionality of the device itself. When ECOs arrive, designers can address them in one of two manners. They can make a functional change in the RTL and then propagate that change through the entire design process requiring functional verification, synthesis, and place and route to be redone, or they can short circuit the process by directly changing the netlist, and adding the corresponding change to the RTL. Formality Ultra can cut the time required for ECOs in half by optimizing this second method in the following three ways
Using Formality Ultra, a designer can quickly identify the portions of a netlist associated with a particular bit of RTL functionality. Once the specific portion of the netlist has been identified, the designer can immediately make their netlist changes as well as the associated changes to RTL.
Upon completion of the changes, Formality Ultra can be used to formally verify that the netlist changes are equivalent to the associated RTL changes. The tool identifies and verifies only the logic cones that are affected by the netlist change. Formality Ultra’s advanced engine allows it to determine in what order to verify the cones so that they can all be verified concurrently without additional user input. Because the advanced engines in Formality Ultra can do this in a number of minutes instead of hours, the designer can try several equivalent netlist changes to perform what-if analysis and select the edit that is best suited to the project.
Once the netlist changes have been made and formally verified, Formality Ultra automatically generates the scripts to hand the ECO off to the next step of the process, place and route.
Formality Ultra is compatible with version of 13.03 and all future versions of Formality and has been in use at partner customer sites since March of this year. When asked about their experience with Formality Ultra, Synopsys customer Cavium, remarked that it had cut their ECO cycle time in half which had led to two key advantages. First, their schedules had become more predictable. Second, now that their ECO cycle time was down, they were able to roll features into devices that would have been otherwise delayed to future revisions using their previous ECO flow.
If you’d like to learn more about how Formality Ultra can help with your ECO design challenges, contact your local Synopsys sales rep today.
A demo of Formality Ultra can be seen at:
Are you up-to-date on important SoC and IP design trends, analysis and market forecasts?
Chip Design now offers customized market research services.
For more information contact Karen Popp at +1 415-305-5557
Santa Clara, CA January 27-30, 2015
San Francisco, CA February 22-26, 2015
San Jose, CA March 2-5, 2015
Grenoble, France March 9-13, 2015
Mesa, Arizona March 15-18, 2015
Santa Clara, CA May 6-7, 2015
Encore at the Wynn Las Vegas, NV May 19-22, 2015