Chip Design
IN FOCUS

Josh Lee sees maturity in the services niche

Click on Chip Design IN FOCUS now to Stay Informed
 
 

Blogs

Editor's Note

Big Iron Conundrums
blogger

Enormous attention is being focused on energy efficiency in mobile devices because time between charges trumps a slight boost...

The Canonical Hamiltonian

Getting Ready for DAC
blogger

DAC is in Austin this year, and I'll be headed over from College Station to check out the latest and greatest in functional...

Chipnastics

New Processor Core Options Try Some ARM Wrestling
blogger

When designing a system on a chip (SoC) that employs one or more embedded processor cores, the choice of available...

JB's Circuit

Long Standards, Twinkie IP, Macro Trends, and Patent Trolls
blogger

In Part II, IP Extreme's Savage reveals why IP standards take so long while discussing brand values, macro trends, and...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Chip Design eNewsletters

 CHIP DESIGN EMAIL NEWSLETTERS

Our e-letters are targeted to specific EDA and chip development topics. Each monthly e-newsletter includes exclusive viewpoint pieces, detailed technical pieces, timely product and application news (national and international), book reviews, design resources end event listings. Subscribe now!


Chip Designer

Complementing Chip Design magazine, this e-newsletter covers the latest developments in the world of chip design and test. All aspects of chip modeling, architecture, design, test and manufacture are covered, from EDA tools to digital and analog hardware issues. Other coverage areas include hard and soft IP - for both hardware and software, design and test methodologies, current technologies and ever-shift standards.


Chip Designer Plus

Chip Designer Plus newsletter works alongside iDesign to examine key chip, package and board issues. PLUS we search industry-wide for news, videos and perspectives that will help you stay ahead, or at least make the chase more interesting.


IP Designer & Integrator

Semiconductor intellectual property cores, or IP, are more than just reusable units of chip design. They are constantly expanding libraries of great ideas that enable designers to efficiently build on the success of others. They make today's rapid development of ASICs, FPGAs and SoCs possible. Our role is to provide the best IP news, opinions, and articles available. Our goal is to help you become the smartest, fastest, most effective designer you can be.


Programmable Logic Device Designer

Programmable devices continue their rapid growth into consumer and communication markets. Designers need to stay on top of the latest trends - from ASIC prototyping and verification to FPGA-based product designs and video/audio applications using the latest programmable fabrics. PLD Designer covers these topics from the designer's standpoint with technical articles, well-known bloggers, exclusive survey trends data and videos.


FPGA Developer

This e-newsletter keeps design and test engineers updated on the latest products and technology advances in the growing world of FPGAs, CPLDS and Structured ASICs. All aspects of hardware implementation, development methodologies, related EDA software and IP design-test issues will be covered.


Wireless Chip Designer

As the world's demand for mobile, wireless products continue to grow, more chip designers are faced with the challenges of integrating analog mixed signal and RF functionality into silicon. This e-newsletter will keep those system architects, designers, test engineers and their managers abreast of the latest product and technology advances in analog, RF-Wireless and mixed signal designs.


» Subscribe now!

EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us