Last week, I explained why PDKs are so fundamentally important to our semiconductor business, and why the need for PDK...
Playstation Move - Motion Controller at GDC
At Game Developer Conference, Sony introduced thier new motion controller for the Playstation called “Move”. It is...
Bye, Bye Gemini
I've blogged about Gemini before: October 2008 December 2008 December 2008 December 2009 In December 2009 I...
SATA Connector Model in High Speed Digital Design
Due to the faster data transfer rate required in today’s consumer electronics market, interconnect design, such as Serial...
iDesign - Providing the advanced IC Design market access to high-value information and essential tools. (Learn more)
Look for the gold star icon
, featured on www.chipdesignmag.com, to discover content available exclusively to iDesign subscribers. All subscribers to Chip Design Magazine are automatically enrolled in an 8 week free trial. Click Here to ensure you are enrolled in a free trial.
Accelerating Media Processor Development using... by Avner Fish, Sigma Designs Inc.
)
Billions of Cycles for Billions of Gates by Lauro Rizzatti, General Manager of EVE-USA
)
Metric-Driven Verification: The Key to Achieving a... by Dylan Dobbyn, Verification Manager for Teradyne
)
C'mon Rock 'n' Chip Fans, Join the Chip... by Sanjiv Kaul, Executive Chairman of Oasys Design Systems
)Intel Corporation legend, former CEO, and Chairman of the Board Craig Barrett discusses his personal career path from a Stanford Associate Professor, to Silicon Valley consultant, to a 35-year career inside one of the globe's most prominent players in technology. His talk concentrates on Moore's Law and the myriad factors in place to ensure its continued progeny.
System-Level Design discusses where the money has shifted in the semiconductor supply chain with Synopsys, eSilicon, TSMC and Avago.
Wally Rhines, chairman and CEO of Mentor Graphics, talks about what's changing in design, the effect of low power, and who's going to be doing the most advanced designs.
When your battery pack alone costs $30,000 and you get 200 miles per charge, you've got to be looking for ways to save power. The Tesla roadster is crammed with parts from many Silicon Valley companies, all designed to draw as little power as possible. But there's still much more work to be done.
AI used to be the stuff of science fiction, but cheap processing power and storage has made it a reality. To find out what's being developed, System-Level Design (www.chipdesignmag.com/sld) tracked down Rachel Goshorn, assistant professor of System Engineering at the Graduate School of Engineering and Applied Science in the Naval Postgraduate School in Monterey, Calif. Check out what she has to say.
Christophe Chevallier, vice president of engineering at Unity Semiconductor, sat down with System-Level Design Contributing Editor Pallab Chatterjee to talk about multilayer technology that could boost chips to more than a terabyte using standard CMOS processes.
Power budgets may look small, but the amount of power that can be saved with different design approaches will surprise you.
Are you up-to-date on important SoC and IP design trends, analysis and market forecasts?
Chip Design now offers customized market research services.
For more information contact Karen Popp at +1 415-305-5557
Sponsored by:
Sponsored by: