 |
|
|
|
|
|||||||||
|
|||||||||||||
|
|||||||||||||
|
|||||||||||||
|
|||||||||||||
New White Papers
Blogs
Tuning into Jim
Going, Going, Almost Gone
There has been a trend over the past several years in the electronics community. It has been driven by the dismal economy...
Pallab's Place
ISSCC 2010 – Low power designs back on track By Anand Iyer
Importance of low power has never been more pronounced as with this year’s ISSCC. Low power designs were highlighted in...
JB's Circuit
Freeman Dyson - Biotech vs Nanotech Continues
Thanks to all of the folks who responded to my original critique concerning Dr. Feeman Dyson’s December’09 lecture in...
Wizards of Microwave
SATA Connector Model in High Speed Digital Design
Due to the faster data transfer rate required in today’s consumer electronics market, interconnect design, such as Serial...
Poll
Latest News
- Bullish Views on Semiconductor Sector in 2010
- Imec and Synopsys Collaborate on 3D Stacked ICs
- ARM AMBA 4 Spec for Performance and Power Efficiency
- Micrium Supports Actel SmartFusion Devices
- Forte Design Systems Ships Latest CellMath Designer
- Altera\'s Stratix IV FPGAs Pass Interlaken Interoperability
- SiTel and Target Partnership ields powerful VoIP DSP
- X-FAB Embedded NVRAM as Pure Play Foundry Solution
Top Stories
iDesign
iDesign - Providing the advanced IC Design market access to high-value information and essential tools. (Learn more)
Look for the gold star icon 
, featured on www.chipdesignmag.com, to discover content available exclusively to iDesign subscribers. All subscribers to Chip Design Magazine are automatically enrolled in an 8 week free trial. Click Here to ensure you are enrolled in a free trial.
Accelerating Media Processor Development using... by Avner Fish, Sigma Designs Inc.(iDesign Subscribers
)
Billions of Cycles for Billions of Gates by Lauro Rizzatti, General Manager of EVE-USA(iDesign Subscribers
)
Metric-Driven Verification: The Key to Achieving a... by Dylan Dobbyn, Verification Manager for Teradyne(iDesign Subscribers
)Metric-driven verification makes the verification of complex designs far more manageable, enabling a closed-loop process...
C'mon Rock 'n' Chip Fans, Join the Chip... by Sanjiv Kaul, Executive Chairman of Oasys Design Systems(iDesign Subscribers
)Yeah, this is a revolution – right here, right now. Buck up and get your wings. Rock your shop. Change your...
Featured White Papers
Featured Videos
A Historical Perspective on Semiconductors and Moore's Law
Intel Corporation legend, former CEO, and Chairman of the Board Craig Barrett discusses his personal career path from a Stanford Associate Professor, to Silicon Valley consultant, to a 35-year career inside one of the globe's most prominent players in technology. His talk concentrates on Moore's Law and the myriad factors in place to ensure its continued progeny.
Value Shifts In The Semiconductor Supply Chain
System-Level Design discusses where the money has shifted in the semiconductor supply chain with Synopsys, eSilicon, TSMC and Avago.
Challenges At 32nm And Beyond
Wally Rhines, chairman and CEO of Mentor Graphics, talks about what's changing in design, the effect of low power, and who's going to be doing the most advanced designs.
Tesla: The Ultimate Low-Power Design
When your battery pack alone costs $30,000 and you get 200 miles per charge, you've got to be looking for ways to save power. The Tesla roadster is crammed with parts from many Silicon Valley companies, all designed to draw as little power as possible. But there's still much more work to be done.
Artificial Intelligence: This Time It's For Real
AI used to be the stuff of science fiction, but cheap processing power and storage has made it a reality. To find out what's being developed, System-Level Design (www.chipdesignmag.com/sld) tracked down Rachel Goshorn, assistant professor of System Engineering at the Graduate School of Engineering and Applied Science in the Naval Postgraduate School in Monterey, Calif. Check out what she has to say.
New Memory Technology Ahead
Christophe Chevallier, vice president of engineering at Unity Semiconductor, sat down with System-Level Design Contributing Editor Pallab Chatterjee to talk about multilayer technology that could boost chips to more than a terabyte using standard CMOS processes.
Saving Power By The Milliwatt
Power budgets may look small, but the amount of power that can be saved with different design approaches will surprise you.
Chip Design Research
Are you up-to-date on important SoC and IP design trends, analysis and market forecasts?
Chip Design now offers customized market research services.
For more information contact Karen Popp at +1 415-305-5557
Focus Reports
- Stacked Dies Gain Attention, But So Far Little Traction
- New Intel Processors Benefit Embedded and Challenge Software
32nm chips offer many improvements for embedded designers but challenges remain for software developers. - NoCs Move Downstream
Target shifts from only the most complex chips to all designs with buses. - Juniper Processors Promise New Dimensions in Scalability
3D line cards and routers provide higher processing at lower power
Product Showcases & Solutions Articles
Datasheet Directory
- Experts At The Table: The State Of EDA
- Mind The Gap
- Make vs. Buy
- Editor's Note: New Forces For Consolidation
- ESL Edge: Irrational Exuberance Meets High-Level Design
Sponsored by:
- Expert Shootout: Parasitic Extraction
- The Growing Problem With Parasitic Extraction
- Rethinking Test
- Editor’s Note: How Green Is Green?
- Absolute Power: The Message In The iPad
Sponsored by:
Featured Videos/Podcasts
IP Search
Resource Catalogs and Guides
- Chip Design Resource Catalog
- Chip Design Buyers' Guide
- Interoperability Guides
- IP Solutions Resource Catalog
- Valuable Resources
- Visit Dot.Org
 |
||||
|
||||
|
||||
|
||||
|
HOME | ABOUT | SUBSCRIBE | ADVERTISE | CONTACT US | PRIVACY STATEMENT All materials on this site Copyright © 2010 Extension Media LLC. All rights reserved. |