Chip Design
IN FOCUS

Josh Lee sees maturity in the services niche

Click on Chip Design IN FOCUS now to Stay Informed
 
 

Blogs

Editor's Note

Big Iron Conundrums
blogger

Enormous attention is being focused on energy efficiency in mobile devices because time between charges trumps a slight boost...

The Canonical Hamiltonian

Getting Ready for DAC
blogger

DAC is in Austin this year, and I'll be headed over from College Station to check out the latest and greatest in functional...

Chipnastics

New Processor Core Options Try Some ARM Wrestling
blogger

When designing a system on a chip (SoC) that employs one or more embedded processor cores, the choice of available...

JB's Circuit

Long Standards, Twinkie IP, Macro Trends, and Patent Trolls
blogger

In Part II, IP Extreme's Savage reveals why IP standards take so long while discussing brand values, macro trends, and...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Print Issues

Contents: June / July 2005

The IEEE Embraces a Systems View for EDA Council By John Blyler

Product News By John Blyler

Navigating the Silicon Jungle: FPGA or ASIC? FPGA, structured-ASIC, and ASIC design implementations can be differentiated by tradeoff studies and an understanding of the basics behind each target platform. By John Blyler

A Tale of Two Languages: SystemC and SystemVerilog To understand the important role of SystemVerilog and SystemC in complex hardware-software system designs, it’s essential to set the right context. By Victor Berman

Start at the Top to Reduce Re-Spins for Analog-Digital Chips A next-generation verification platform for mixed-signal SoC design promises to resolve system-level-performance and full-chip-simulation concerns. By Geoffrey Ying

Manage Complexity in Nanometer SoC Designs To handle complex designs, tools must address a variety of scaling, optimization, automation, and reuse issues. By Dr. Jason Cong

Advantages Abound for a Conversion-Free, Low-Cost Path to Volume Production Customer-specific FPGAs provide another option for risk reduction in the migration path from FPGA to volume production. By Balaji Thirumalai and Gokul Krishnan

Is Bigger Better? What Does the Future Hold for Small IP Providers? By Michael Kaskowitz and Hal Barbour

IP Reuse Gets a Reality Check The selection and packaging of IP have been significantly improved with the VSIA's "apples-to-apples" Quality IP metric. By Kathy Werner

In Search of an ESL Design Methodology The definition and concept struggles of today’s ESL resemble the age-old tale, “The Six Blind Men of Hindustan and the Elephant.” By Gary Smith

Solution Providers

When You Have a Hammer, Everything�s a Nail!

Accelerating Algorithms in Low Power, High Performance Architectures

Providing Solutions for Your Design Problems

Wireless Applications Take Center Stage

Scott Brown, Director, RF Products, Micrel Inc.

TeamEDA launches ADVANCED VERIFICATION SYSTEM

EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us