Chip Design
IN FOCUS

Josh Lee sees maturity in the services niche

Click on Chip Design IN FOCUS now to Stay Informed
 
 

Blogs

The Canonical Hamiltonian

Snooping on Planes from Space!
blogger

Hot on the heels of recent NSA revelations, the European Space Agency announced today[1] that they've put a satellite...

JB's Circuit

DAC 2013 Pictures
blogger

[gallery order="DESC"]

Chipnastics

New Processor Core Options Try Some ARM Wrestling
blogger

When designing a system on a chip (SoC) that employs one or more embedded processor cores, the choice of available...

Pallab's Place

EUV and eBeam at SPIE ADV Litho 2013
blogger

While the main manufacturing flows are still focusing on optical lithography, eBeam and EUV are still making progress on...

Taken For Granted

DAC 2012: Mystical Confluence: ESL Hockey Stick and The Cup!
blogger

Another note from DAC 2012:  In Gary Smith's Sunday night pre-DAC talk, he mentioned that in 2011, ESL tools took off...

Tuning into Jim

Mobile Devices Facing the Battery Gap
blogger

The semiconductor industry is often described in terms of ‘gaps' between two or more parametrics. With the rapidly...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Print Issues

Contents: February / March 2010

Dr. Freeman Dyson Compares Biotech to Nanotech By John Blyler, Editor-in-Chief

People in the News By Jim Kobylecky, Managing Editor

Key Findings Show Changes in ASIC/ASSP Prototyping By John Blyler, Editor-in-Chief

Verify Hardware Effectively Using an Embedded Processor By Marc Bryan, Mentor Graphics

Between Fixed and Floating Point By Dr. Gary Ray, The Boeing Company

Billions of Cycles for Billions of Gates How long will it take to test your next design? By Lauro Rizzatti, EVE-USA

Nonvolatile Memory Uses Standard CMOS Process Free from extra process steps and the complexities of embedded Flash, embedded MTP offers unique capabilities for SoC designers By Craig Zajac, Senior Product Marketing manager, Virage Logic

Verifying Low-Power Designs Coverage models help balance power requirements with budgets, timelines, and effectiveness. By Ed Sperling, Contributing Editor

POWER Architecture ISA 2.06’s Stride N Prefetch Engines Boost Application Performance By Madhavan Srinivasan, Mehul Patel, and Deepak C. Shetty

Android Will Revolutionize User Experience in the Digital Living Room By Kevin Kitagawa, MIPS Technologie

Power-Optimization Solution Serves Ubiquitous RTL Designer vs Take the High Road to Power-Optimized RTL By Kiran Vittal and Shawn McCloud

EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us