http://chipdesignmag.com/lpd/blog/2010/01/14/combining-power-and-synthesis/ Making Semiconductor Architectures More Efficient Tue, 20 Mar 2012 22:57:43 +0000 hourly 1 http://wordpress.org/?v= http://chipdesignmag.com/lpd/blog/2010/01/14/combining-power-and-synthesis/comment-page-1/#comment-501 Steve Brown Fri, 15 Jan 2010 16:39:10 +0000 http://chipdesignmag.com/lpd/?p=1225#comment-501 Cadence also offers a TLM-driven solution for design and verification that includes high level synthesis product C-to-Silicon Compiler. See our blog to learn more about the overall approach, and how power is optimized into the generated RTL, and functionally verified with our Incisive low power solution. Cadence also offers a TLM-driven solution for design and verification that includes high level synthesis product C-to-Silicon Compiler. See our blog to learn more about the overall approach, and how power is optimized into the generated RTL, and functionally verified with our Incisive low power solution.

]]>