Mixed Signal Verification Of Dynamic Adaptive Power Management

This paper will introduce Digital-centric Mixed Signal (DMS) Verification methodology and provide an overview of how it can

enable high performance SoC-level mixed signal verification at digital speeds using Real Number Modeling (RNM) of analog

components. Dynamic Power management techniques will be examined in detail. DMS methodology will be applied to an SoC

example running Adaptive DVFS as a case study.

To download this paper, click here.

Share and Enjoy:

Tags: Cadence

This entry was posted on Thursday, April 8th, 2010 at 6:50 am and is filed under Resource Center, White Papers. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

Comments

Resource Center

White Papers

Electronic Power And Thermal Management

A critical engineering challenge for next-generation unmanned systems.

State Of The Art In Solid State Lighting Thermal Design

Unlike incandescent bulbs, increasing the heat in LEDs decreases light output, changes the color and reduces the life of the bulb, making thermal management critical.

Addressing Power And Speed Requirements Of Mobile Devices With Data Converter IP

A look at the power vs. resolution tradeoffs in the design of pipeline ADCs.

Virtual Prototyping For Energy-Efficient Mobile Platform Design

A look at the complexity of power management at the software level for mobile denies using Linux and Android.

Characterizing PLL Jitter From Power Supply Fluctuation Using Mixed-Signal

Slow simulation speed has been the major bottleneck to prevent jitter from being characterized quickly. Here’s how to solve that problem.

Addressing Power And Speed Requirements Of Mobile Devices With Data Converter IP

A look at the tradeoffs in the design of pipeline ADCs and how digital gain calibration can provide improvements in power and area.

Put Low-Power, Low-Overhead, High-Fidelity Digital Sound In Your Next ASIC Or SOC

Digital audio is a critical feature for all sorts of products, but picking the right digital audio codecs and audio enhancement programs can be overwhelming.

A Guide To Power-Aware Memory Repair

A look at repair methodologies and adapting memory repair to power management schemes such as voltage and power islands.

Using Tessent Low-Power Test To Manage Switching Activity

Complexity at advanced nodes and the need for energy efficiency are increasing concerns about power use and power control during test.

Shrinking SoC Design Cycles Using DesignWare Intellectual Property

A look at how STMicroelectronics used a variety of Synopsys IP to meet system interface and power requirements and achieve its system design goals.

Low-Power Solutions

A look at some of the tools available to help make low-power design simpler.

Community