Part of the  

Chip Design Magazine


About  |  Contact



SoC Power Integrity And Sign-Off For 28nm Designs

A presentation discussing how RedHawk enables physical design weakness identification, automatic repair the source of the supply noise, analyze impact of dynamic voltage drop on timing and jitter, verify power and signal EM, and provide a model of the chip’s PDN for system-level analysis.

To view this video tutorial, click here.

Tags: , , ,

Leave a Reply