## Digital vs. Analog and the verification of power: Inductors

I got a chance to speak with Aveek Sarkar, vice president of product engineering and support at ANSYS Apache this week.Â Our conversation about power aware verification revolved around the di/dt voltage drop caused by on chip inductors also known as power delivery grids.Â Although, I grew up as an analog engineer dallying with inductors and capacitors on a daily basis, as a functional verification engineer, Iâ€™ve considered inductors and capacitorsâ€¦ wellâ€¦ almost never.Â Consequently I thought it might be kind of fun to run through a high level review of why inductors drop voltages.

**Inductors, Calculus, and the Time Domain**

While discussing verifying the power distribution grid, the expression, â€˜LDIDT dropâ€™, came up a lot.Â Written down, it looks like this

and is translated as: the instantaneous voltage drop across an inductor is equal to its inductance times the rate that the current through the inductor is changing with time. Â Why does it matter? Â When a block of a chip is powered off and then powered back on, there is a quick change from zero current running down the supply bus to the total amount of current needed by the block.

Thanks to Heaviside lots of us like to think of inductors in the frequency rather than the time domain.Â In the frequency domain the expression for the above voltage drop is:

where j is the square root of negative one and omega is the frequency of the current running through the inductor. Â In short, the inductor acts as a larger impedance to higher frequency signals. Â How does this apply to our step function above? Â Any time-based waveform like our step can be expressed as sum of sine waves via a Fourier series. Â The picture below illustrates how sine waves of different frequencies can be added to create a square wave-like shape.

Note that to get closer to an actual square wave, more waves of higher frequency have to be added to the sum. Â The additional sine waves of higher frequency see a higher impedance due to the inductor and therefore, a larger voltage drop.

**A Musical Side note**

The same process described above is why audiophiles will tell you that music sampled at 56 kHz simply isnâ€™t crisp enough and that they prefer the â€˜more realisticâ€™ sound of 96, or even 160 kHz sampled music. Â Itâ€™s all about having more available frequencies to more accurately reconstruct a waveform.

**Summary**

Fast changes in current can make circuit elements that once looked like wires behave like inductors. Â The associated voltage drop downstream can wreak havoc with the rest of the circuit. Â The equation that governs this voltage drop can be thought of in either time domain as it happens via a bit of calculus, or in the frequency domain as a consequence of the high frequency waveforms required to create fast current transitions.

Tags: Ansys, Apache Design Solutions, inductors, low power, mobile devices, power management, power verification

November 1st, 2013 at 7:12 am

[...] « Previous [...]