• Evolving the Coverage-driven Verification Flow

• Power Consumption at 40 and 45 nm

• Accurately Analyzing Power in a Simulink Software Model-Based Design Flow

• Capabilities to Maximize Productivity for FPGA Debug and Verification

• The PSP Model in RF CMOS Design

More White Papers...

• Experts At The Table: The State Of EDA
• Mind The Gap
• Make vs. Buy
• Editor's Note: The Bright—And Much Larger—Future
• ESL Edge: Irrational Exuberance Meets High-Level Design

Sponsored by:

• Experts At The Table: Low-Power Management And Verification
• The Long And Painful Path To Power Optimization
• LTE Heightens Power-Consumption Concerns
• Editor’s Note: Raw Power—Again
• Absolute Power: A Disturbance In The Force

Sponsored by:

A Historical Perspective on Semiconductors and Moore's Law

more videos…

• Chip Design Resource Catalog
• Chip Design Buyers' Guide
• Interoperability Guides
  • Cadence and Third-Party Solutions Guide
  • Mentor Graphics Questa Vanguard Program
  • OCP IP Member Guide
  • Synopsys Interoperability Guide
• IP Solutions Resource Catalog
• Valuable Resources
  • AdvancedTCA
  • DSP
  • FPGA and CPLD Resource Catalog
  • MIPS ® Embedded Resource Catalog
  • Multicore
  • PCI Express
• Visit Dot.Org
  • POWER Architecture ISA 2.06’s Stride N Prefetch Engines Boost Application Performance
  • 60-GHz Communication: A Total Makeover
  • Accellera Technical Sub-Committee Enables VIP Interoperability and Reuse

Click here for more...

• Android Will Revolutionize User Experience in the Digital Living Room
• Dr. Freeman Dyson Compares Biotech to Nanotech
• People in the News
• Key Findings Show Changes in ASIC/ASSP Prototyping

More commentary...