Cadence Cleans House

Cadence Design Systems turned over its top management team today following sliding earnings, including a 95 percent drop in net income during the second quarter.

Among those who resigned are:

  • Michael Fister, president and CEO;

  • Kevin Bushby, executive vice president of worldwide field operations;

  • James S. Miller Jr., executive vice president of the products and technologies organization;

  • William Porter, executive vice president and chief administrative officer, and

  • R.L. McKeithen, executive vice president of corporate affairs.

An Interim Office of the Chief Executive will co-chaired by company chairman John Shoven and interim vice chairman Lip-Bu Tan until a new CEO can be found. In addition, Bushby’s role will be filled by Thomas Cooley, corporate vice president of field marketing.

The company has no plans to fill the positions held by Miller, Porter and McKeithen, according to the announcement.

Cadence declined to comment on the changes. But a release by J.P. Morgan called the changes a “significant positive” move. “We think this was a necessary step to show employees, customers and investors how serious the board is on making sweeping changes to bring Cadence back to levels of business it was generating in 1H07.”

Share the knowledge:
  • Digg
  • Sphinn
  • del.icio.us
  • Facebook
  • Mixx
  • Google
  • LinkedIn
  • Reddit
  • StumbleUpon
  • Technorati
  • TwitThis
  • YahooMyWeb

Comments

2 Responses to “Cadence Cleans House”

  1. JB’s Circuit » Cadence - From Hunter to Haunted Says:

    [...] Ed Sperling’s analysis and blog at Systems Level Design portal – Cadence Cleans House – The Fester of [...]

  2. Chris Ciufo Says:

    EDA appears to be the “walking dead”. Too few customers and too many suppliers. EDA vendors need to reassess their core competencies, polish off their differentiators, and move into other directions besides “commodity” EDA.

    There’s countless opportunities in timing analysis, ESL, IP interface co-existence…and the big one: ANYTHING that would make FPGA design easier.

    C2

Leave a Reply