<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: Pain Points At 22nm And Beyond</title>
	<atom:link href="http://chipdesignmag.com/sld/blog/2009/05/27/pain-points-at-22nm-and-beyond/feed/" rel="self" type="application/rss+xml" />
	<link>http://chipdesignmag.com/sld/blog/2009/05/27/pain-points-at-22nm-and-beyond/</link>
	<description>Deep Insights for Chip Architects and Engineers</description>
	<lastBuildDate>Wed, 15 Jun 2011 14:29:30 +0000</lastBuildDate>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=</generator>
	<item>
		<title>By: Architecture Blogs</title>
		<link>http://chipdesignmag.com/sld/blog/2009/05/27/pain-points-at-22nm-and-beyond/comment-page-1/#comment-6390</link>
		<dc:creator>Architecture Blogs</dc:creator>
		<pubDate>Thu, 28 May 2009 08:49:58 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/?p=1121#comment-6390</guid>
		<description>&lt;strong&gt;Architecture Blogs...&lt;/strong&gt;

[...] At Intel, for example, work is well underway to create 22nm chips. It&#039;s the next node, 15nm, that makes Intel&#039;s top architects swallow hard. Mark Bohr, an Intel senior fellow and director of process architecture and integration, ... [...]...</description>
		<content:encoded><![CDATA[<p><strong>Architecture Blogs&#8230;</strong></p>
<p>[...] At Intel, for example, work is well underway to create 22nm chips. It&#8217;s the next node, 15nm, that makes Intel&#8217;s top architects swallow hard. Mark Bohr, an Intel senior fellow and director of process architecture and integration, &#8230; [...]&#8230;</p>
]]></content:encoded>
	</item>
</channel>
</rss>

