Pain Points In System-Level Design
Synopsys CEO Aart de Geus digs into what’s changing in design, what’s driving it, and what the future will bring.
Tags: Synopsys
Comments
Leave a Reply
Related Stories
Resource Center
White Papers
Automated DRC Waiver Management
…Or how I learned to stop worrying about IP waivers and love Calibre Auto-Waiver.
Harnessing Multicore Hardware
The importance of accelerating PrimeTime static timing analysis.
Perceived Loudness Advantage
Enriching the listening experience without turning up the volume.
GuideWare
The difficulties in developing, integrating and outsourcing sub-systems and the best practices for dealing with these issues.
SystemC Modeling, Synthesis And Verification In Catapult C
Combining SystemC and ANSI C++ and what it means to high-level synthesis.
Synthesizing Algorithms From MATLAB And Model-Based Descriptions
A high-level synthesis approach to algorithms and how to automatically and reliably implement them into silicon.
The ARC Video Subsystem
A configurable multi-standard video decoding subsystem for low-power, low-cost applications
SpyGlass-CDC: Combining Structural And Functional Verification Techniques
How to improve effective clock domain crossing verification and how it can save big bucks in redesign costs.
The Last Mile: Outsourcing Semiconductor Manufacturing Operations
How to maintain a competitive edge and apply limited resources where they can really differentiate a company.
Efficient Design And Verification Of Digital Communication Systems
Physical layer design tool considerations, featuring LTE and WiMAX requirements
Training & Online University
Web Seminar: Making The Right Architectural Decisions
Free expert help for creating and perfecting transaction-level models.
Systems Engineering Management
This online graduate course covers the essentials of systems engineering management and its critical interconnection to program/project management. Systems engineering is the integration of several…