Boosting RTL Verification With High-Level Synthesis

Instead of prolonging the painful process of finding bugs in RTL code, the design flow needs to be geared toward creating bug-free RTL designs. This can be realized today by automating the generation of RTL from exhaustively verified C++ models. If done correctly, high-level synthesis (HLS) can produce RTL that matches the high-level source specification and is free of the errors introduced by manual coding.

To download this paper, click here.

Share and Enjoy:

Tags: High-level synthesis, HLS, Mentor Graphics

This entry was posted on Thursday, December 17th, 2009 at 12:01 am and is filed under Resource Center, White Papers. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

Comments

Resource Center

White Papers

Modernizing System Development: Requirements-based, Model-driven Design, Implementation & Test

A deep dive into the model-driven design approach to system development, which can improve system quality more quickly for a lower cost.

Hardware/Software Verification With Incisive Software Extensions

Ways to shorten the time to functionally verify software drivers along with system hardware and improve the quality of the system.

High-End Audio Made Easy: The Software Story

A look at the hardware and software challenges in audio and how to integrate audio software into Linux- and Android-based systems.

Power Benefits Of Modular Interconnect Design Using Network-On-Chip Technology

Implementing interconnects modularly enables unit-level clock gating, eliminating clock-tree switching power when no traffic is present. It also localizes logic, minimizing wire length.

Clock Concurrent Optimization

Rethinking timing optimization to target clocks and logic at the same time.

Experience With OVM-Based Mixed-Signal Verification Of The Impedance Calibration Block For A DDR Interface

A look at how Microsemi’s verification plan, its development effort and the results it achieved.

Solving The Integration Challenges Of USB-Enabled Designs

How to choose the right IP and understand the requirements imposed by smaller technology nodes, especially for the USB PHY.

Layout-Aware Diagnosis

A look at scan logic diagnosis and how it can help failure analysis engineers pinpoint the root cause of a failing die, and help yield engineers to determine the yield limiters.

Clock Concurrent Optimization

A revolutionary new approach to timing optimization, merging physical optimization into clock tree synthesis.

Virtual Prototyping For Energy-Efficient Mobile Platform Design

A deep dive into the complexity of power management at the software level for mobile devices using Linux and Android.

Community