Part of the  

Chip Design Magazine


About  |  Contact



Interface Additions To The e Language For Effective Communication With SystemC TLM 2.0 Models

The last several years have seen strong adoption of transaction-level models using SystemC TLM 2.0. Those models are used for software validation and virtual prototyping. For functional verification, TLMs have a number of advantages—they are available earlier, they allow usersto divide their focus on verifying functionality and protocol/timing details, they enable higher level reuse, and they can be used as reference models in advanced verification environments. Leveraging these benefits requires a convenient and seamless interface to TLM 2.0. New additions to e in the Cadence Specman technology portfolio enable verification engineers to communicate efficiently with SystemC models that have TLM 2.0 interfaces.

To read more, click here.

Tags: , , , , ,

Leave a Reply