Part of the  

Chip Design Magazine

  Network

About  |  Contact

Headlines

Headlines

Too Much Verification? Jasper’s CEO Kathryn Kranen Responds

Is there a verification gap? Or is it that too much time is being spent inefficiently on verification? Kathryn Kranen, President and CEO of Jasper Design Automation, believes the latter. Customers have told her about too many wasted simulation, engineering, and debug cycles that are being spent to achieve the desired levels of design quality.

Kranen believes that the verification gap is less about an excess of verification and more about an excess of time spent on verification.

Jasper's CEO Katherine Krane talks with Extension Media's John Blyler about "too much" verification.

Leave a Reply