Part of the  

Chip Design Magazine

  Network

About  |  Contact

Posts Tagged ‘IOT’

Next Page »

Cadence Launches New Verification Solutions

Tuesday, March 14th, 2017

Gabe Moretti, Senior Editor

During this year’s DVCon U.S. Cadence introduced two new verification solutions: the Xcelium Parallel Simulator and the Protium S1 FPGA-Based Prototyping Platform, which incorporates innovative implementation algorithms to boost engineering productivity.

Xcelium Parallel Simulator

.The new simulation engine is based on innovative multi-core parallel computing technology, enabling systems-on-chip (SoCs) to get to market faster. On average, customers can achieve 2X improved single-core performance and more than 5X improved multi-core performance versus previous generation Cadence simulators. The Xcelium simulator is production proven, having been deployed to early adopters across mobile, graphics, server, consumer, internet of things (IoT) and automotive projects.

The Xcelium simulator offers the following benefits aimed at accelerating system development:

  • Multi-core simulation improves runtime while also reducing project schedules: The third generation Xcelium simulator is built on the technology acquired from Rocketick. It speeds runtime by an average of 3X for register-transfer level (RTL) design simulation, 5X for gate-level simulation and 10X for parallel design for test (DFT) simulation, potentially saving weeks to months on project schedules.
  • Broad applicability: The simulator supports modern design styles and IEEE standards, enabling engineers to realize performance gains without recoding.
  • Easy to use: The simulator’s compilation and elaboration flow assigns the design and verification testbench code to the ideal engines and automatically selects the optimal number of cores for fast execution speed.
  • Incorporates several new patent-pending technologies to improve productivity: New features that speed overall SoC verification time include SystemVerilog testbench coverage for faster verification closure and parallel multi-core build.

“Verification is often the primary cost and schedule challenge associated with getting new, high-quality products to market,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. “The Xcelium simulator combined with JasperGold Apps, the Palladium Z1 Enterprise Emulation Platform and the Protium S1 FPGA-Based Prototyping Platform offer customers the strongest verification suite on the market”

The new Xcelium simulator further extends the innovation within the Cadence Verification Suite and supports the company’s System Design Enablement (SDE) strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. The Verification Suite is comprised of best-in-class core engines, verification fabric technologies and solutions that increase design quality and throughput, fulfilling verification requirements for a wide variety of applications and vertical segments.

Protium S1

The Protium S1 platform provides front-end congruency with the Cadence Palladium Z1 Enterprise Emulation Platform. BY using Xilinx Virtex UltraScale FPGA technology, the new Cadence platform features 6X higher design capacity and an average 2X performance improvement over the previous generation platform. The Protium S1 platform has already been deployed by early adopters in the networking, consumer and storage markets.

Protium S1 is fully compatible with the Palladium Z1 emulator

To increase designer productivity, the Protium S1 platform offers the following benefits:

  • Ultra-fast prototype bring-up: The platform’s advanced memory modeling and implementation capabilities allow designers to reduce prototype bring-up from months to days, thus enabling them to start firmware development much earlier.
  • Ease of use and adoption: The platform shares a common compile flow with the Palladium Z1 platform, which enables up to 80 percent re-use of the existing verification environment and provides front-end congruency between the two platforms.
  • Innovative software debug capabilities: The platform offers firmware and software productivity-enhancing features including memory backdoor access, waveforms across partitions, force and release, and runtime clock control.

“The rising need for early software development with reduced overall project schedules has been the key driver for the delivery of more advanced emulation and FPGA-based prototyping platforms,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. “The Protium S1 platform offers software development teams the required hardware and software components, a fully integrated implementation flow with fast bring-up and advanced debug capabilities so they can deliver the most compelling end products, months earlier.”

The Protium S1 platform further extends the innovation within the Cadence Verification Suite and supports the company’s System Design Enablement (SDE) strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. The Verification Suite is comprised of best-in-class core engines, verification fabric technologies and solutions that increase design quality and throughput, fulfilling verification requirements for a wide variety of applications and vertical segments.

Blog Review – Monday, February 13, 2017

Monday, February 13th, 2017

Among this week’s topics: two important announcements: the OpenFog Consortium and IEEE Standard for the Functional Verification Language e; a panel discusses the Internet and beyond; Mentor Graphics applies IoT to PCB design; FASTR accelerates the connected car and why USB is not as easy as 123

The importance of IP blocks is a given, but Rocke Acree, ON Semiconductor, explains how selection also has to consider technology and support tools. The company has collaborated with Hexius Semiconductor to qualify analog IP blocks to reduce design cycles and development time.

There are specific constraints, challenges and design requirements for PCBs designed for the burgeoning IoT market. John McMillan, Mentor Graphics has created a two-part blog focused on this topic.

Doing a quickstep around the topic of USB, Eric Huang, Synopsys, explores verification and FPGA prototyping for best results. He recommends some design rules, a test site, then curiously, throws in some political comment, a film review and dance-related jokes to end the blog.

It may not be an understatement by Rhonda Dirvin, ARM, to say that the day the OpenFog Consortium announced its reference architecture is the day we have all been waiting for. Hyperbole? Possibly not, as it defines how secure, interoperable products should be built – just what the connected world needs. She helpfully includes a link to the architecture, and a heads-up on a presentation at Mobile World Congress in Barcelona, Spain (Feb 27 to March 3).

If there is an award for Most Apt Acronym, the Future of Automotive Security Technology Research (FASTR) consortium, must be a contender. The uncredited Rambus blog reviews the brief history of the consortium, and discusses its recent manifesto, looking at why it is need for a secure, connected vehicle industry.

2017 begins with the publication of IEEE Std 1647 2016, the IEEE Standard for the Functional Verification Language e. of 2017. Efrat Shneydor, Cadence Design, looks at the enhancements which have been made and proficiently summarizes the highlights.

Generic connectivity is not enough – NASA has been designing, building and launching satellite systems with the goal of providing connectivity throughout the world. The concept and realities of the Internet of Space is the panel discussion topic, reported by John Blyler, Chip Design Magazine.

Caroline Hayes, Senior Editor

Blog Review – Monday, January 23, 2017

Monday, January 23rd, 2017

This week’s blogs show the human face of automated driving; and why energy should be taken seriously. There is lift-off for SpaceX to bring more satellite comms and a poetic turn, in the style of Rudyar Kipling’s classic poem.

There is a human element to automated driving, namely Human Machine Interface (HMI) and Jack Weast, Intel, uses his second blog post to examine how and why it can be used. He promises more in part three into the company’s research.

Energy is a serious business, says Grant Pierce, Sonics, and the electronics industry must shoulder some responsibility for power savings. The company, with Semico Research is conducting a survey and wants your help into understanding today’s and tomorrow’s power requirements.

Boosting the satellites to provide point-to-point communications, the SpaceX Falcon 9 rocket put the first 10 Iridium NEXT satellites into Low Earth Orbit (LEO), equipped with Xilinx space-grade Virtex-5QV FPGAs to implement the satellites’ On Board Processor (OBP) hardware. Steve Liebson, Xilinx, includes a link to a video describing the constellation and the launch.

Celebrating the relationship with Ericsson, Dassault Systèmes’ Olivier Ribet, looks at how the latter’s Networked Society will transform the way we interact with the world around us and meet technology challenges, such as 5G, IoT and the cloud.

Moving to 10nm and lower process geometries pushes the boundaries of FinFET and the custom layout flow and this means trouble ahead, warns Graham Etchells.

A touch of culture, with a poem “wot I wrote” by Keith Hanna, Mentor Graphics. He deftly tackles Computational Fluid Dynamics (CFD) as Rudyard Kipling might.

Image data and the mysteries of how to create, access and use a Qimage to greatest effect is detailed by Laszlo Agocs, Qt, with three case studies to illustrate what can be done.

A sharp video addressing the interconnect verification challenges is hosted by Nimrod Reiss. Cadence’s Corrie Callenbach has found and highlighted the video.

Caroline Hayes, senior editor

Blog Review – Tuesday, November 22, 2016

Tuesday, November 22nd, 2016

New specs for PCI Express 4.0; Smart homes gateway webinar this week; sensors – kits and tools; the car’s the connected star; Intel unleashes AI

Change is good – isn’t it? Richard Solomon, Synopsys, prepares for the latest draft of PCI Express 4.0, with some hacks for navigating the 1,400 pages.

Following a triumphant introduction at ARM TechCon 016, Diya Soubra, ARM, examines the ARM Cortex-M33 from the dedicated co-processor interface to security around the IoT.

Steer clear of manipulating a layout hierarchy, advises Rishu Misri Jaggi, Cadence Design Systems. She advocates the Layout XL Generation command to put together a Virtuoso Layout XL-compliant design, with some sound reasoning – and a video – to back up her promotion.

A study to save effort is always a winner and Aditya Mittal and Bhavesh Shrivastava, Arrow, include the results of their comparisons in performing typical debug tasks. Although the aim is to save time, the authors have spent time in doing a thorough job on this study.

Are smart homes a viable reality? Benny Harven, Imagination Technologies, asks for a diary not for a webinar later this week (Nov 23) for smart home gateways – how to make them cost-effective and secure.

Changes in working practice mean sensors and security need attention and some help. Scott Jones, Maxim Integrated looks at the company’s latest reference design.

Still with sensors, Brian Derrick, Mentor Graphics Design, looks at how smartphones are opening up opportunities for sensor-based features for the IoT.

This week’s LA Auto Show, inspires Danny Shapiro, NVIDIA, to look at how the company is driving technology trends in vehicles. Amongst the name dropping (Tesla, Audi, IBM Watson) some of the pictures in the blog inspire pure auto-envy.

A guide to artificial intelligence (AI) by Douglas Fisher, Intel, has some insights into where and how it can be used and how the company is ‘upstreaming’ the technology.

Caroline Hayes, Senior Editor

Blog Review – Monday 07 November 2016

Monday, November 7th, 2016

Browsing the MIT Library; AI and HPC for cancer breakthroughs; FPGAs on Mars; Romancing ISO 26262; It’s IoT conference season; Who’s going to pay?

For smart and connected IoT devices, Intel has introduced the Intel Atom processor E3900 and Ken Caviasca, Intel explains how the series brings computing power nearer to the role of the sensor.

Crash scenes from Mars, as taken by the Mars Reconnaissance Orbiter’s High Resolution Imaging Science Experiment (HiRISE) reveal features previously unseen on the planet. Steve Leibson, Xilinx, explains how we have FPGAs to thank. (For the images, not the crash!)

Ahead of GE’s Minds & Machines Conference (November 15-16, San Francisco) Lane Lewis, Ansys, celebrates the marriage of the Simulation Platform and Predix Platform to create a profitable asset health monitoring and the industrial IoT.

As mobile payment matures, Martin Cox, Rambus Bell ID, identifies that tokenization is becoming a hot topic. His blog explains the role of the company’s Token Gateway as a means to integrate multiple mobile payment schemes. No excuse not to get a round of drinks in now.

Moving automotive and safety into the realm of Dungeons and Dragons, Paul McLellan, Cadence, reviews the recent DVCon Europe and how ISO 26262 – the critical safety standard – became a theme, but not necessarily one to dread and fear or avoid. Like St George, you just have to grit your teeth and tackle it head-on, to find the pot of gold that is critical safety design success.

Fresh from IoT Planet in Grenoble, France, Andrew Patterson, Mentor Graphics, is occupied by two topics – connectivity and security. He shares some interesting thoughts and statistics around these gleaned from the event.

Fascinating insights into the world of bio-medicine and computational bio-medicine are provided by Dr Michael J McManus, Intel. He explains how Artificial Intelligence (AI) and High Performance Computing (HPC) are used by researchers to analyze data and predicts an era of revolutionary cancer breakthroughs, of both drug development structures and genome analytics running on a single Intel cluster using Intel Xeon, Intel Xeon Phi processors and Intel Omni-Path architecture.

There is a fascinating collection of rare books at MIT, exhibited to mark Ada Lovelace Day. For those can’t walk the aisles of the MIT Libraries, Stephen Skuce, MIT Libraries, shows us through some of the collection relating to women who have contributed to science, math and engineering with its annual celebration of the history of women in the STEM (Science Technology, Engineering and Mathematics) subjects.

Caroline Hayes, Senior Editor

Blog Review –Monday, October 24 2016

Monday, October 24th, 2016

The how, what and why of time-of-flight sensors; Conference season: ARM TechCon 2016 and IoT Solutions Congress; Save time on big data analysis; In praise of FPGAs; Is it time for augmented and virtual reality?

Drastically reducing big data analysis is music to a data scientist’s ears. Larry Hardesty reports on researchers at MIT (Massachusetts Institute of Technology) have presented an automated system that can reduce preparation and analysis from months to just hours.

Keeping an eye on the nation’s bank vaults, Robert Vamosi, Synopsys, looks at the what bank regulators are doing to ramp up cybersecurity.

If you can’t head to Barcelona, Spain this week for IoT Solutions World Congress (October 25-27), Jonathan Ballon, Intel, reveals what the company will unveil, including a keynote: IoT: From Hype to Reality, what 5G means, smart cities and a hackathon.

Tired of the buzz, and seeking enlightenment, Jeff Bier, Berkeley Design, delves into just what is augmented reality and virtual reality. He examines hardware and software, markets and what is needed for widespread adoption.

Closer to home, 2016 ARM TechCon, in Santa Clara, California (October 25 – 27), Phil Brumby, Mentor Graphics, offers a heads-up on its industrial robot demo, using Nucleus RTOS separated by ARM TrustZone, and the ECU (Engine Control Unit) demo in a Linux-hosted In-Vehicle Infotainment (IVI) system. There is also a technical session: Making Sure your UI makes the most of the ARM-based SoC (Thurs, 10.30am, Ballroom E)

The role of memory is reviewed by Paul McLellan, Cadence Design System, as he discusses MemCon keynotes by Hugh Durdan, VP of the IP Group and Steve Pwalowski, VP of Advanced Computing Solutions at Micron. There is comprehensive pricing strategy and a look at industry trends.

A teardown of the Apple iPhone 7, by Dick James, Chipworks, links STMicroelectronics’ time-of-flight sensors with the Starship Enterprise. The blog has a comprehensive answer to questions such as what are these sensors and why are they in phones.

If the IoT is flexible, Zibi Zalewski, Aldec, argues, then FPGAs can tailor solutions without major investments in an ASIC. He takes Xilinx’s Zynq-7000 All-Programmable SoC as a starting point and illustrates how it can boost performance for IoT gateways.

Elegantly illustrating how multiple Eclipse projects can be run on a single microcontroller with MicroEJ, Charlottem, ARM, runs through a connected washing machine that can communicate via Bluetooth, MQTT, Z-Wave and LWM2M.

Caroline Hayes, Senior Editor

Blog Review, Monday, September 12, 2016

Monday, September 12th, 2016

This week, we find the legacy of Star Trek at 50; celebrate design challenges from NXP and Hackster.io; investigate criminal activity and speculate on Bluetooth 5 and headphone design; arriving late for an FPGA verification tutorial and how depth sensors make sense of a 3D world

The enduring appeal of Star Trek on its 50th anniversary sets Tom Smithyman, Ansys, thinking about communications, and how Qualcomm challenged engineers to emulate the great and the good of the USS Enterprise and create Dr McCoy’s medical tricorder.

Another challenge is laid down by NXP, which has teamed up with Hackster.io, for engineers to fulfil the potential of NXP’s Kinetis FlexIO for the IoT. Donnie Garcia, ARM, tracks how engineers can maximize the, often over-looked, microcontrollers at the edge of the IoT, with some arachnid-like illustrations.

Quoting a bank robber is an unusual opening for a technology blog, but Matthew Rosenquist, Intel, uses Willie Sutton to help us understand the cybercriminal. His blog about cryptocurrencies, like Bitcoin, and how to protect transactions is a detailed look at the cyber economy – and this is just part one.

Apple’s decision to remove the headphone jack in its latest phone has been met with derision, but one positive is that it has prompted Paul Williamson, ARM, to speculate on the whether wireless accessories could be boosted as Bluetooth 5 brings faster data rates.

How have I missed the first three parts of Mentor Graphics’ Harry Foster’s blog about Functional Verification? Part 4 looks at FPGA verification and some handy ‘escapes’ for effective verification, written by an engineer, for engineers.

Anyone designing consumer electronics will be familiar with the DDR PHY interface (DFI) protocol for signal, timing and transfer. Deepak Gupta, Synsopsys has written a clear, comprehensive analysis of how and why it is needed and used most effectively.

Continuing a theme he has explored before, Jeff Bier, Berkeley Design Technology, looks at depth sensing and what companies are doing with varieties of depth sensors.

We all love Whiteboard Wednesdays, and Corrie Callenbach, Cadence Design Systems, highlights Michelle Mao’s hierarchical CNN design for traffic sign recognition, highlighting Tensilica Vision DSPs.

Caroline Hayes, Senior Editor

Blog Review Monday, August 29, 2016

Monday, August 29th, 2016

This week’s blogs are futuristic, with machine learning, from Intel, augmented reality from Synopsys, smart city software from Dassault Systèmes, questions and answers about autonomous vehicles, and security issues, around devices and MQTT on the IoT.

Artificial intelligence is the next great wave, predicts Lenny Tran, Intel. His post looks at machine learning and Intel’s High Performance Computing architecture is part of the way forward in machine learning.

On a similar theme, Hezi Saar, Synopsys, examines the Microsoft 28nm SoC and is impressed with the possibilities for augmented reality that the HoloLens Processing Units has for this developing marketplace.

If you are dissatisfied with your present office location, Dassault Systèmes has plans for smart faciliites, reports Akio. He describes some illuminating projects using 3D Experience City, real-time monitoring, the IoT and systems operations for a comfortable workspace in smart cities.

It’s all about teamwork according to Brandon Wade, Aldec, who offers an introduction to the AXI protocol. His post summarizes the protocol specifications and shares his revelation at how understanding the protocol opens up a world of design possibilities.

Autonomous cars are occupying a lot of Eamonn Ahearne’s, ON Semiconductor, time. Living in the hotbed of self-drive test, he reads, visits and analyses what is happening and is disappointed that hardware is being eclipsed by software in the popularity stakes.

Also occupied with autonomous vehicles, Andrew Macleod, Mentor Graphics, starts with an update on electric vehicles, and moves onto the disconnect between ADAS technologies and autonomous vehicles and the engineering challenges that can be addressed using a single ECU (Engine Control Unit).

Attending the Linley Mobile & Wearables Conference, Paul McLellan, Cadence Design Systems, pays attention to Asaf Ashkenazi of Cryptography Research (now part of Rambus) and his well-illustrated post reports how devices can be secured.

An IoT network, powered by the ISO/IEC PRF 20922 standard MQTT (MQ Telemetry Transport) can be at risk, warns Wilfred Nilsen, ARM. It is a sound warning about personal information being vulnerable to MQTT brokers. Luckily, he offers a solution, introducing the SMQ IoT protocol.

Caroline Hayes, Senior Editor

Blog Review – Monday, August 15 2016

Monday, August 15th, 2016

In this collection, we define the IoT, investigate IP fingerprinting, and break into vehicles in the name of crypto-research. There is also prophesizing about 5G and disruption technology for technology, and relationship advice for computing and data.

Empathizing with anyone who has ever struggled with CMSIS RTOS API, Liviu Ionescu, ARM, offers a helping hand, catalogues the issues that can be encountered and reassures designers they are not alone and, more importantly, offers practical help.

Putting IP fingerprints to work may sound like the brief for an episode of CSI, but it is Warren Savage’s, (IP-extreme) recipe for successful SoC tapeout. He does do some CSI-style digging to thoroughly explain how to delve into a chip’s IP to limit the risks associated with IP reuse.

Listening intently at the Linley Mobile Conference, Paul McLellan, Cadence, sees the advent of 5G as good news for high-capacity, high-speed, low-latency wireless networks and linked with all things IoT.

Famous couplings, love and marriage, horse and carriage, could be joined by computing and data. Rob Crooke, Intel, believes that an increase in data and increased computing will transform cloud computing, but that memory storage has to keep up to realize smart cities to autonomous vehicles, industrial automation, medicine, immersive gaming to name a few. His post covers 3D XPoint and 3D NAND technology.

On security detail this week, Gabe Moretti, Chip Design magazine, finds a white paper from Intrinsic-ID that he recommends on the topic of embedded authentication which is vital to the secure operation of the IoT.

At the end of this year, the last Volkswagen Camper, (or kombi) van, will roll off the assembly line in Brazil. Robert Vamosi, Synopsys, includes the iconic vehicle in his post about a hack related in a paper authored by researchers at the University of Birmingham to clone a VW remote entry systems. The paper was presented at the Usenix cybersecurity conference in Austin, Texas, with reassurances that the group is in ‘constructive’ talks with VW.

For a vintage automobile to the latest, EV and PHEVs, Andrew Macleod, Mentor Graphics, looks at disruption they may bring to the automotive industry. Referring to account technology manager Paul Johnston’s presentation at 2016 IESF, he touches on the electrical engineering and embedded software challenges as well as the predicted scale of the EV industry.

Still looking at a market rather than the technology, Alex Voica, Imagination Technologies, looks at the IoT. He has some interesting graphs and statistics and asks some interesting questions around definitions, from what is the IoT and what defines a device.

Caroline Hayes, Senior Editor

Blog Review – Monday, July 25, 2016

Monday, July 25th, 2016

This week, the blogsphere is chasing Pokemon, applying virtual reality as a medical treatment, cooking up a treat with multi-core processors, revisiting Hybrid Memory Cube, analysing convergence in the automotive market – and then there was the ARM acquisition

Have you bumped into anyone, head down as they hunt for Pickachu in Pokémon GO? Eamonn Ahearne, ON Semiconductor vents some frustration but also celebrates the milestone in virtual reality that is sweeping the nation(s).

Virtual reality is also occupying Samantha Zee, Nvidia, who relates an interesting, and moving, case study about pain management using virtual reality

The role of the car is changing, and Andrew Macleod, Mentor Graphics, identifies that convergence is a driving force, boosting mobility with an increase in the vehicle’s electronics content, presenting new challenges for system engineers.

You are always going to grab my attention with a blog that mentions food, or a place where food can be made. Taylor K, Intel, compares multi-core processors to a kitchen, albeit an industrial one. Food for thought.

Virtualization is revitalizing embedded computing, according to Alex Voica, Imagination Technologies. The blog has copious mentions of the company’s involvement in the technology, but also some design ideas for IoT, device authentication, anti-cloning and robotics.

What will the SoftBank acquisition of ARM mean for the IoT industry, ponders Gabe Moretti, Chip Design Magazine. Is SoftBank underestimating other players in the market?

Still with ARM, which recently bought UK imaging company, Apical, Freddi Jeffries, ARM, has a vision – how computing will use images, deep learning and neural networks. Exciting times, not just for the company, but for the industry.

Micron’s Hybrid Memory Cube (HMC) architecture is five years old, so Priya Balasubramanian, Cadence Design Systems, delves into the memory technology which is having a mini resurgence, and the support options available.

Caroline Hayes, Senior Editor

Next Page »