DVCon is the Primary Design and Verification Conference
Gabe Moretti, Senior editor
DVCon United States opens on March 2nd and ends on March 5th. If you have not yet made plans to attend and have something to do with developing ICs you should plan to attend. The growth of this conference has been remarkable.
In February 2000 VHDL International (VI) and Open Verilog International (OVI) agreed to merge and form Accellera. That year DVCon, which until 2003 was called HDLCon, took place with the format it had for the previous 12 years. Started in 1988 as the co-location of the Verilog Users Group and the VHDL International Users Forum (VIUF), DVCon was successful since its inception.
The name DVCon derives from Design and Verification Conference, and its focus was, and in part still is, the development, use, and improvement of Hardware Description Languages. This year’s conference is the 27th and offers an expanded technical program. In spite of the consolidation occurring in the industry the exhibit space has remained practically the same as last year. Although this year there will be one less tutorial than the previous year, the breath of topics is larger.
The merger of OVI and VI produced significant changes, both for DVCon and for Accellera. In 2001 DVCon boosted a more efficient organization, both for its technical program and for exhibits. The source of papers offered for acceptance increased in scope as professionals outside of the Verilog and VHDL users communities became interested in presenting papers at the conference.
As Accellera grew and widened the scope of technical subject it handled, so DVCon increased the technical segments it covered. First SystemC and shortly thereafter SystemVerilog provided interesting papers and Tutorials. The verification aspect of the conference was enlivened with focus on UVM (Universal Verification Methodology), TLM (Transaction Level Modeling), testbench construction, and various approaches to testing, including formal techniques.
As the percentage of analog circuits increased in SoC, mixed languages and mixed signal design and verification also became a topic, both in papers and in Tutorials. In fact one can quickly make a list of the most relevant issues current among electronics engineers by quickly reading the current conference program.
Yatin Trivedi, DVCon General Chair succinctly described the aim of DVCon.. ” DVCon continues to focus on serving the Design and Verification community. DVCon is a conference sponsored by Accellera, in order to promote the adoption of its standards and standards-based methodologies. From the days of exclusive focus on Verilog and VHDL, we have come a long way in including SystemVerilog, SystemC, UPF and UVM. As semiconductor IP became significant to our community of designers and verification engineers, the program has expanded its range of topics. However, our focus remains on design and verification.”