Cadence Introduces Palladium Z1 Enterprise Emulation Platform
Gabe Moretti, Senior Editor
One would think that the number of customers for very large and expensive emulation systems is shrinking and thus the motivation to launch new such systems would be small. Clearly my opinion is not correct.
Earlier this week Cadence Design Systems, Inc. launched the Palladium Z1 emulation platform, which the company calls the industry’s first datacenter-class emulation system. According to Cadence the new platform delivers up to 5X greater emulation throughput than the previous generation, with an average 2.5X greater workload efficiency. the Palladium Z1 platform executes up to 2304 parallel jobs and scales up to 9.2 billion gates, addressing the growing market requirement for emulation technology that can be efficiently utilized across global design teams to verify increasingly complex systems-on-chip (SoCs) designs.
The Palladium Z1 enterprise emulation platform features a rack-based blade architecture, a 92 percent smaller footprint and 8X better gate density than the Palladium XP II platform according to Frank Schirrmeister, Group Director for Product Marketing, System Development Suite at cadence. Optimizing the utilization of the emulation resource, Palladium Z1 platform offers a virtual target relocation capability, and payload allocation into available resources at run time, avoiding re-compiles. With its massively parallel processor-based architecture, Palladium Z1 platform offers 4X better user granularity than its nearest competitor according to Frank.
Additional key features and benefits of the Palladium Z1 platform include:
- Less than one-third the power consumption per emulation cycle of the Palladium XP II platform. This is enabled by an up to 44 percent reduction in power density, an average of 2.5X better system utilization and number of parallel users, 5X better job queue turnaround time, up to 140 million gate per hour compile times on a single workstation, and superior debug depth and upload speeds
- Full virtualization of the external interfaces using a unique virtual target relocation capability. This enables remote access of fully accurate real world devices as well as virtualized peripherals like Virtual JTAG. Pre-integrated Emulation Development Kits are available for USB and PCI-Express interfaces, providing modeling accuracy, high performance and remote access. Combined with virtualization of the databases using Virtual Verification Machine capabilities, it allows for efficient offline access of emulation runs by multiple users
- The industry’s highest versatility with over a dozen use models, including In-Circuit Emulation running software loads, Simulation Acceleration that allows hot swapping between simulation and emulation, Dynamic Power Analysis using Cadence Joules RTL power estimation, IEEE 1801 and Si2 CPF based Power Verification, Gate-level acceleration and emulation, and OS bring-up for ARM-based SoCs running at 50X the performance of pure standard emulation
- Seamless integration within the Cadence System Development Suite. This includes Incisive® verification platform for simulation acceleration, Incisive vManager for verification planning and unified metrics tracking, Indago Debug Analyzer and Embedded Software Apps for advanced hardware/software debug, Accelerated and Assertion-Based Verification IP, Protium FPGA-based prototyping platform with common compiler, and Perspec System Verifier for multi-engine system use-case testing.
“We continue to see customer demand for doubling of available emulation capacity every two years, driven by short project schedules amid growing verification complexity and requirements on quality, hardware-software integration, and power consumption” said Daryn Lau, vice president and general manager, Hardware and System Verification, Cadence. “With Palladium Z1 platform as one of the pillars of the System Development Suite, design teams can finally utilize emulation as a compute resource in the datacenter akin to blade server-based compute farms for simulation, and improve schedules while enabling more verification automation to address the growing impact of verification on end product delivery.”