<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments for Editor&#039;s Note</title>
	<atom:link href="http://chipdesignmag.com/sld/sperling/comments/feed/" rel="self" type="application/rss+xml" />
	<link>http://chipdesignmag.com/sld/sperling</link>
	<description>View from the Sidelines</description>
	<lastBuildDate>Fri, 25 Mar 2011 17:35:27 +0000</lastBuildDate>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.0.4</generator>
	<item>
		<title>Comment on Engineering’s Growing Blacklist by Henry R. Leggette</title>
		<link>http://chipdesignmag.com/sld/sperling/2011/03/25/engineering%e2%80%99s-growing-blacklist-2/comment-page-1/#comment-1243</link>
		<dc:creator>Henry R. Leggette</dc:creator>
		<pubDate>Fri, 25 Mar 2011 17:35:27 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=414#comment-1243</guid>
		<description>I feel very strongly we are attempting to reinvent the wheel. The wheel has already been invented.  Also, what is wrong with a good check and balance system?  In a life or death situation, engineering mishaps need to be avoided by all means possible. 

Correcting these problems now will increase our creditability for years to come. 

This is my view points in a nutshell.  Thanks!

Henry R. Leggette
FAA Retired</description>
		<content:encoded><![CDATA[<p>I feel very strongly we are attempting to reinvent the wheel. The wheel has already been invented.  Also, what is wrong with a good check and balance system?  In a life or death situation, engineering mishaps need to be avoided by all means possible. </p>
<p>Correcting these problems now will increase our creditability for years to come. </p>
<p>This is my view points in a nutshell.  Thanks!</p>
<p>Henry R. Leggette<br />
FAA Retired</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on The New Multicore Approach by David Stewart</title>
		<link>http://chipdesignmag.com/sld/sperling/2011/02/24/the-new-multicore-approach/comment-page-1/#comment-1223</link>
		<dc:creator>David Stewart</dc:creator>
		<pubDate>Mon, 28 Feb 2011 22:46:28 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=396#comment-1223</guid>
		<description>Ed - I think you are being a little harsh. The reality is that most embedded software developers do not have the luxury of designing their own platforms, or waiting for new ones to be released. Rather they are working with what is available today. Based on the requests that we get, the primary reason which has limited the adoption of more multicore platforms is that software development teams have not created a multicore migration plan which includes education of developers, a migration assessment methodology and associated tools. Consequently when multicore is finally inevitable in order to hit product performance/power requirements, it gets implemented in a rush, producing predictably unpredictable chaos. You may well be right about the next generation of multicore architectures, but it will be many years before such platforms are the mainstream. In the meantime, software developers will need to come to terms with organising themselves to make optimal and structured use of today&#039;s architectures.</description>
		<content:encoded><![CDATA[<p>Ed &#8211; I think you are being a little harsh. The reality is that most embedded software developers do not have the luxury of designing their own platforms, or waiting for new ones to be released. Rather they are working with what is available today. Based on the requests that we get, the primary reason which has limited the adoption of more multicore platforms is that software development teams have not created a multicore migration plan which includes education of developers, a migration assessment methodology and associated tools. Consequently when multicore is finally inevitable in order to hit product performance/power requirements, it gets implemented in a rush, producing predictably unpredictable chaos. You may well be right about the next generation of multicore architectures, but it will be many years before such platforms are the mainstream. In the meantime, software developers will need to come to terms with organising themselves to make optimal and structured use of today&#8217;s architectures.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on The New Multicore Approach by Rob Irwin</title>
		<link>http://chipdesignmag.com/sld/sperling/2011/02/24/the-new-multicore-approach/comment-page-1/#comment-1222</link>
		<dc:creator>Rob Irwin</dc:creator>
		<pubDate>Mon, 28 Feb 2011 20:59:43 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=396#comment-1222</guid>
		<description>It seems to me that the new approach to multi-core is perfectly suited to programmable logic. Using programmable hardware lets you create very targeted processing modules for specific tasks - sort of like rolling your own co-processors to accelerate the specific code you&#039;re running.</description>
		<content:encoded><![CDATA[<p>It seems to me that the new approach to multi-core is perfectly suited to programmable logic. Using programmable hardware lets you create very targeted processing modules for specific tasks &#8211; sort of like rolling your own co-processors to accelerate the specific code you&#8217;re running.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on The New Multicore Approach by Daniel R. Oldham</title>
		<link>http://chipdesignmag.com/sld/sperling/2011/02/24/the-new-multicore-approach/comment-page-1/#comment-1212</link>
		<dc:creator>Daniel R. Oldham</dc:creator>
		<pubDate>Thu, 24 Feb 2011 18:33:02 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=396#comment-1212</guid>
		<description>Multicore and SMP were steps in the right direction but all implementation have limitations. Expanding I/O is looking like the next step. With the 64 bit machines it is only a matter of time before SSD memory appears in the DRAM memory space. Updating the OS to handle files in memory space will minimize file I/O delays.</description>
		<content:encoded><![CDATA[<p>Multicore and SMP were steps in the right direction but all implementation have limitations. Expanding I/O is looking like the next step. With the 64 bit machines it is only a matter of time before SSD memory appears in the DRAM memory space. Updating the OS to handle files in memory space will minimize file I/O delays.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on The New Multicore Approach by Paula Jones</title>
		<link>http://chipdesignmag.com/sld/sperling/2011/02/24/the-new-multicore-approach/comment-page-1/#comment-1211</link>
		<dc:creator>Paula Jones</dc:creator>
		<pubDate>Thu, 24 Feb 2011 18:16:46 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=396#comment-1211</guid>
		<description>I think you&#039;ve captured the definition of multicore that we&#039;ve been using at Tensilica - multiple heterogeneous application-specific cores. Wide I/O is a challenge when you&#039;re stuck with a standard bus structure, so we&#039;ve invented novel FIFO and GPIO interfaces that let designers stream data through our processors, bypassing the slow bus. Everything we&#039;ve done has made it easier to work with multiple cores because almost every customer we have uses more than one (sometimes from different vendors).
</description>
		<content:encoded><![CDATA[<p>I think you&#8217;ve captured the definition of multicore that we&#8217;ve been using at Tensilica &#8211; multiple heterogeneous application-specific cores. Wide I/O is a challenge when you&#8217;re stuck with a standard bus structure, so we&#8217;ve invented novel FIFO and GPIO interfaces that let designers stream data through our processors, bypassing the slow bus. Everything we&#8217;ve done has made it easier to work with multiple cores because almost every customer we have uses more than one (sometimes from different vendors).</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on Cloud Seeding by Gene Bushuyev</title>
		<link>http://chipdesignmag.com/sld/sperling/2011/02/18/cloud-seeding/comment-page-1/#comment-1199</link>
		<dc:creator>Gene Bushuyev</dc:creator>
		<pubDate>Fri, 18 Feb 2011 17:52:29 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=382#comment-1199</guid>
		<description>I see three criteria to be satisfied before life in the Cloud can become viable.

1) costs -- owning hardware and locally installed software is noticeably cheaper than renting it, especially when you need performance. Since EDA applications often require maximum you can squeeze from hardware, local installs will always have an advantage.

2) network latency and throughput -- cloud based resources are hardly usable for many demanding applications. One solution is to do local caching, but soon enough you end up with a need to cache everything, so you may wonder why you need the cloud based resources in the first place. The networks will be better with time, no doubt, but the demand is growing even faster. So cloud will always be relegated to the least demanding applications.

3) security -- loss or corruption of data, unauthorized access, etc. Again, it&#039;s easier and cheaper to solve these problems locally.</description>
		<content:encoded><![CDATA[<p>I see three criteria to be satisfied before life in the Cloud can become viable.</p>
<p>1) costs &#8212; owning hardware and locally installed software is noticeably cheaper than renting it, especially when you need performance. Since EDA applications often require maximum you can squeeze from hardware, local installs will always have an advantage.</p>
<p>2) network latency and throughput &#8212; cloud based resources are hardly usable for many demanding applications. One solution is to do local caching, but soon enough you end up with a need to cache everything, so you may wonder why you need the cloud based resources in the first place. The networks will be better with time, no doubt, but the demand is growing even faster. So cloud will always be relegated to the least demanding applications.</p>
<p>3) security &#8212; loss or corruption of data, unauthorized access, etc. Again, it&#8217;s easier and cheaper to solve these problems locally.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on Changes Ahead by Mike Gianfagna</title>
		<link>http://chipdesignmag.com/sld/sperling/2010/11/18/changes-ahead/comment-page-1/#comment-720</link>
		<dc:creator>Mike Gianfagna</dc:creator>
		<pubDate>Tue, 30 Nov 2010 19:27:39 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=353#comment-720</guid>
		<description>Good commentary. I agree that 3D will provide an overall &quot;kick&quot; for the EDA industry.  I think it will take quite a while, as you point out, so let&#039;s not get impatient and give up.  

Prototyping is a tough challenge for 3D.  You can&#039;t really use FPGAs, since so much of the system performance is driven by the stack configuration and interconnect.  An FPGA prototype can&#039;t replicate that situation.  On the other hand, I believe there will be a place for programmable slices in the stack, and that&#039;s a new market for FPGAs.  

The real challenge is how to validate the stack configuration *before* you start implementing it.  We believe that&#039;s where there will be new EDA software and a new market.

Mike</description>
		<content:encoded><![CDATA[<p>Good commentary. I agree that 3D will provide an overall &#8220;kick&#8221; for the EDA industry.  I think it will take quite a while, as you point out, so let&#8217;s not get impatient and give up.  </p>
<p>Prototyping is a tough challenge for 3D.  You can&#8217;t really use FPGAs, since so much of the system performance is driven by the stack configuration and interconnect.  An FPGA prototype can&#8217;t replicate that situation.  On the other hand, I believe there will be a place for programmable slices in the stack, and that&#8217;s a new market for FPGAs.  </p>
<p>The real challenge is how to validate the stack configuration *before* you start implementing it.  We believe that&#8217;s where there will be new EDA software and a new market.</p>
<p>Mike</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on Redefining ‘Good Enough’ by Gary Dare</title>
		<link>http://chipdesignmag.com/sld/sperling/2010/06/24/redefining-%e2%80%98good-enough%e2%80%99/comment-page-1/#comment-357</link>
		<dc:creator>Gary Dare</dc:creator>
		<pubDate>Tue, 29 Jun 2010 00:43:21 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=320#comment-357</guid>
		<description>While the software &#039;fix&#039; can help to save a product after a problem is found in the hardware, or rather the &#039;system&#039;, this fix is usually not budgeted (how can it be?) and represents a cost to the company ... much like recall.  In fact, the software &#039;fix&#039; is actually a sort of soft recall!</description>
		<content:encoded><![CDATA[<p>While the software &#8216;fix&#8217; can help to save a product after a problem is found in the hardware, or rather the &#8216;system&#8217;, this fix is usually not budgeted (how can it be?) and represents a cost to the company &#8230; much like recall.  In fact, the software &#8216;fix&#8217; is actually a sort of soft recall!</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on What Went Wrong At Toyota? by JF MacDonald</title>
		<link>http://chipdesignmag.com/sld/sperling/2010/03/25/what-went-wrong-at-toyota/comment-page-1/#comment-291</link>
		<dc:creator>JF MacDonald</dc:creator>
		<pubDate>Fri, 26 Mar 2010 06:05:35 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=295#comment-291</guid>
		<description>While it&#039;s possible that embedded software can misbehave---a fact brought home to me when the dealer fixed my not-a-Toyota, which was behaving like there was water in the gas, by rebooting and reinitializing the firmware---transient faults in auto microelectronics should be looked into. In spite of extensive design verification and manufacturing testing, momentary hardware failures CAN occur and the mechanisms behind them are very difficult to identify. If they had been expected, they would have been caught long before the driver behind the wheel did.

Toyota&#039;s electronic throttle control is not unlike most modern autos: A Hall-effect sensor in the gas pedal affects a voltage on an integrated control circuit&#039;s input. An analog-to-digital converter (ADC) translates the voltage to digital bits that, together with a number of other control inputs, are taken by an embedded processor to control the throttle.  Almost everything is redundant and there are numerous checks and double-checks that will cause the throttle to shut off if any conceivable problem occurs.  The trouble lies with problems not thought of.  David Gilbert of Southern Illinois University Carbondale identified one: if the two (redundant) inputs from the gas pedal are shorted to a supply voltage through some resistance, the controller will cause the throttle to be full open and no alarms will go off.  But this mechanism wasn&#039;t very convincing; there just wasn&#039;t any evidence of such shorting in the well designed wiring between the pedal and the controller.  

Could there be a problem, though, within the chip? A problem that occurs just on occasion? There could. The controller is most likely implemented in CMOS, containing both analog and digital components.  Such is a noisy and variable environment in which the temperature and supply voltage seen by some embedded circuit could be momentarily at values such that the circuit fails to function as intended. Timing could be off.  An input voltage more than a forward diode bias than the supply voltage could cause latch-up.  But, back in the lab, everything will work fine.    Standard design methodology is to select some set of environment operating conditions that&#039;s deemed adequate and verify that the circuit will work at each such corner.  This does not guarantee that failures will never occur, just that they will be unlikely. 

Even well designed circuits are subject to transient faults.   Microelectronic circuits, by their nature, are all about very small electric charges and can be upset by events that affect such.  Electrostatic discharge, electromagnetic interference, even cosmic rays.  We need more from Toyota than a claim that everything checks out when they&#039;ve got the runaway back in the shop.</description>
		<content:encoded><![CDATA[<p>While it&#8217;s possible that embedded software can misbehave&#8212;a fact brought home to me when the dealer fixed my not-a-Toyota, which was behaving like there was water in the gas, by rebooting and reinitializing the firmware&#8212;transient faults in auto microelectronics should be looked into. In spite of extensive design verification and manufacturing testing, momentary hardware failures CAN occur and the mechanisms behind them are very difficult to identify. If they had been expected, they would have been caught long before the driver behind the wheel did.</p>
<p>Toyota&#8217;s electronic throttle control is not unlike most modern autos: A Hall-effect sensor in the gas pedal affects a voltage on an integrated control circuit&#8217;s input. An analog-to-digital converter (ADC) translates the voltage to digital bits that, together with a number of other control inputs, are taken by an embedded processor to control the throttle.  Almost everything is redundant and there are numerous checks and double-checks that will cause the throttle to shut off if any conceivable problem occurs.  The trouble lies with problems not thought of.  David Gilbert of Southern Illinois University Carbondale identified one: if the two (redundant) inputs from the gas pedal are shorted to a supply voltage through some resistance, the controller will cause the throttle to be full open and no alarms will go off.  But this mechanism wasn&#8217;t very convincing; there just wasn&#8217;t any evidence of such shorting in the well designed wiring between the pedal and the controller.  </p>
<p>Could there be a problem, though, within the chip? A problem that occurs just on occasion? There could. The controller is most likely implemented in CMOS, containing both analog and digital components.  Such is a noisy and variable environment in which the temperature and supply voltage seen by some embedded circuit could be momentarily at values such that the circuit fails to function as intended. Timing could be off.  An input voltage more than a forward diode bias than the supply voltage could cause latch-up.  But, back in the lab, everything will work fine.    Standard design methodology is to select some set of environment operating conditions that&#8217;s deemed adequate and verify that the circuit will work at each such corner.  This does not guarantee that failures will never occur, just that they will be unlikely. </p>
<p>Even well designed circuits are subject to transient faults.   Microelectronic circuits, by their nature, are all about very small electric charges and can be upset by events that affect such.  Electrostatic discharge, electromagnetic interference, even cosmic rays.  We need more from Toyota than a claim that everything checks out when they&#8217;ve got the runaway back in the shop.</p>
]]></content:encoded>
	</item>
	<item>
		<title>Comment on What Went Wrong At Toyota? by DaveW</title>
		<link>http://chipdesignmag.com/sld/sperling/2010/03/25/what-went-wrong-at-toyota/comment-page-1/#comment-290</link>
		<dc:creator>DaveW</dc:creator>
		<pubDate>Thu, 25 Mar 2010 22:03:08 +0000</pubDate>
		<guid isPermaLink="false">http://chipdesignmag.com/sld/sperling/?p=295#comment-290</guid>
		<description>We do not know, and will not know until we get black box data from the crashes, like airplanes. Much of the design has migrated into the software, and its complexity has increased, as software allows. But software operation is invisible. The only way to make it visible is to insert monitor points into the software that generate inputs to a log file, i.e. a black box. Without such software monitoring, you have no trail of bread crumbs to tell you what failed. If much or most of the design functionality is in the software, you are literally without a clue.</description>
		<content:encoded><![CDATA[<p>We do not know, and will not know until we get black box data from the crashes, like airplanes. Much of the design has migrated into the software, and its complexity has increased, as software allows. But software operation is invisible. The only way to make it visible is to insert monitor points into the software that generate inputs to a log file, i.e. a black box. Without such software monitoring, you have no trail of bread crumbs to tell you what failed. If much or most of the design functionality is in the software, you are literally without a clue.</p>
]]></content:encoded>
	</item>
</channel>
</rss>

