Part of the  

Chip Design Magazine


About  |  Contact

Technology Features Archive

IP Integration to accelerate SoCs

As the accelerating market of SoCs inevitably means a faster rate of adoption, system level designers are also faced with fragmenting markets, with new standards adopted and with multiple types of complex requirements in a system. The integration of IP (Intellectual Property) can be a boon, but there are caveats, as Caroline Hayes, Senior Editor reports.

Keeping upstream with video content

The quadrupling of resolution in 4k video opens up broadcast, gaming and other sectors to a world of mobility via the ubiquitous smartphone. By Caroline Hayes, Senior Editor.

Behind the Graphics

Graphics processing is no longer a case of monochrome or color, but shading to add depth in computer games, digital signage or medical equipment.

IoT, Definition, Standards, and Security

A discussion about IoT definition, need for standards, and security.

Cadence Introduced The New Tensilica Fusion DSP

Tensilica Fusion DSP fits directly in IoT products

Using Physically Aware Synthesis Techniques to Speed Design Closure of Advanced-Node SoCs

Physically aware synthesis techniques that can help accelerate the physical design closure process for high-performance, power-sensitive SoCs at 28nm and below.

Cadence Introduces Innovus Implementation System

Cadence has introduced its Innovus Implementation System, a physical implementation solution that aims to enable system-on-chip (SoC) developers to deliver designs with best-in-class power, performance and area (PPA) while accelerating time to market.

A Prototyping with FPGA Approach

In general, the industry is experiencing the need for what now has been started being called the “shift left” in the design flow. From a chip perspective, about 60% into a project three main issues have to be resolved.

ASIC Prototypes Take the Express Lane for Faster System Validation

The demand for shorter bring-up schedules and more efficient work flows are driving innovations by commercial providers of FPGA-based prototyping tools.

ASIC Prototyping With FPGA

Since the very early days of ASIC design engineers have prototyped the ASIC using FPGA devices in order to debug and verify the design. The advantage is that the Device Under Test (DUT) runs at speeds that are equal or nearly equal those of the actual device.