Part of the  

Chip Design Magazine


About  |  Contact

Round Tables Archive

Deeper Dive – Dec. 05

By Caroline Hayes, Senior Editor The twists and turns of FinFET In an earlier Deeper Dive (Nov. 21) we looked at how TSMC’s 16nm FinFET reference design was encouraging harmony among teams, as they work together to verify designs and accommodate the three dimensional transistor structure. In this edition, members of the design community are [...]

Deeper Dive – A 3D-IC round table – part II

What’s needed for 3D-ICs to flourish? asks Caroline Hayes, senior editor. Experts from Mentor Graphics, Altera and Synopsys have some ideas for future progress.

Deeper Dive – 3D-IC Part 1 Fri. July 11 2014

As the industry transitions from 2.5D to 3D-ICs, Caroline Hayes, senior editor, asked experts from Mentor Graphics, Altera and Synopsys for their view on what system designers need to consider in implementing 3D-ICs.

Deeper Dive – IoT Security

With new roles, IoT security will become even more important. Caroline Hayes, Senior Editor, asked Steve Kester, Shantnu Sharma (both AMD), Rich Rejmaniak (Mentor Graphics) and Rob Coombs (ARM) what is needed and how a secure IoT can be achieved.

Deeper Dive – Is IP reuse good or bad?

Caroline Hayes, Senior Editor asked four industry experts, Carsten Elgert, Product Marketing Director, IPG (IP Group), Cadence, Tom Feist, Senior Marketing Director, Design Methodology (TF), Xilinx, Dave Tokic, Senior Director, Partner Ecosystems and Alliances, Xilinx, and Warren Savage, President and CEO, IPextreme (WS) about the pros and cons of IP reuse versus in-house IP.

Connected IP Blocks: Busses or Networks?

David Shippy of Altera, Lawrence Loh from Jasper Design, Mentor’s Steve Bailey, and Drew Wingard from Sonics got together to discuss the issues inherent in connecting IP blocks whether in a SoC or on stack die architecture.

Experts Roundtable: Design-for-Test

System-Engineered Design discusses the evolution and future of design for test (DFT) with Synopsys, OptimalTest, Mentor Graphics and Cadence Design Systems.

Fundamental Laws of (FPGA) Nature: Similar, Yet Different

Lattice and Xilinx muse on parallelism, partial reconfigurability, and the state-of-the-art in IP and EDA tools.

2013 Trends: New Standards, Lower Power, and Rugged

The military’s infatuation with SWaP-C begins to drive non-defense suppliers as myriad markets and applications need better-than-commercial.

M2M Promises Growth for Embedded, Wireless, Sensors, and More

The machine-to-machine (M2M) phenomenon is accelerating and is coming to just about any connected technology near you.