Blogs

JB's Circuit

More SI, Less EDA at DesignCon 2012
blogger

This year’s DesignCon show focused more on board-level signal intregity and testing issue than on chip design and...

Pallab's Place

Interfaces dominate CES IP
blogger

At the 2012 CES conference, there were many IP providers mixed in amongst the many end product companies. These IP...

Poll

Have you had CDC bugs slip through resulting in late ECOs or chip respins?
No
ECO
Respin
   
View Results

Affiliate Sponsors

Synopsys - Focus on Interoperability


Articles

Ain't No Mountain High Enough - Taking Interoperability to the System-Level

Developing a chip can be a daunting task. If you are the project lead, your boss is likely asking for aggressive and realistic schedules. You have to deal with demanding software ...



EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us