# SPDX-License-Identifier: MIT
read_verilog -sv design.sv
proc
opt
equiv_make extend_gold extend_gate equivalence
hierarchy -top equivalence
equiv_simple
equiv_status -assert